Building Certified Concurrent OS Kernels

By Ronghui Gu, Zhong Shao, Hao Chen, Jieung Kim, Jérémie Koenig, Xiongnan (Newman) Wu, Vilhelm Sjöberg, and David Costanzo

Abstract
Operating system (OS) kernels form the backbone of system software. They can have a significant impact on the resilience and security of today’s computers. Recent efforts have demonstrated the feasibility of formally verifying simple general-purpose kernels, but they have ignored the important issues of concurrency, which include not just user and I/O concurrency on a single core, but also multicore parallelism with fine-grained locking. In this work, we present CertiKOS, a novel compositional framework for building verified concurrent OS kernels. Concurrency allows interleaved execution of programs belonging to different abstraction layers and running on different CPUs/threads. Each such layer can have a different set of observable events. In CertiKOS, these layers and their observable events can be formally specified, and each module can then be verified at the abstraction level it belongs to. To link all the verified pieces together, CertiKOS enforces a so-called contextual refinement property for every such piece, which states that the implementation will behave like its specification under any concurrent context with any valid interleaving. Using CertiKOS, we have successfully developed a practical concurrent OS kernel, called mc2, and built the formal proofs of its correctness in Coq. The mc2 kernel is written in 6,500 lines of C and x86 assembly and runs on stock x86 multicore machines. To our knowledge, this is the first correctness proof of a general-purpose concurrent OS kernel with fine-grained locking.

1. INTRODUCTION
Operating system (OS) kernels and hypervisors form the backbone of safety-critical software systems. Hence, it is highly desirable to verify the correctness of these programs formally. Recent efforts have shown that it is feasible to formally prove the functional correctness of simple general-purpose kernels, file systems, and device drivers. However, none of these systems have addressed the important issues of concurrency, such as not only user and I/O concurrency on a single CPU but also multicore parallelism with fine-grained locking. This severely limits the applicability of today’s formally verified system software.

What makes the verification of concurrent OS kernels so challenging? First, concurrent kernels allow interleaved execution of kernel/user modules belonging to different abstraction layers; they contain many interdependent components that are difficult to untangle. Several researchers believe that the combination of fine-grained concurrency and the kernels’ functional complexity makes formal verification intractable, and even if it is possible, its cost would far exceed that of verifying a sequential kernel.

Second, concurrent kernels need to make all three types of concurrency (i.e., user, I/O, and multicore) coherently work together. User and I/O concurrency are difficult to reason about because they rely on thread yield/sleep/wakeup primitives or interrupts to switch control and support synchronization but still provide the illusion that each user process is executed uninterruptedly and sequentially. Multicore concurrency with fine-grained locking may utilize sophisticated spinlock implementations such as MCS locks that are also hard to verify.

Third, concurrent kernels may also require that some of their system calls eventually return, but this depends on the progress of the concurrent primitives used in the kernel. Formally proving starvation-freedom for concurrent objects only became possible recently. Standard Mesa-style condition variables (CV) do not enforce starvation-freedom; this can be fixed by storing CVs in a FIFO queue. But the solution is not trivial, and even the popular, most up-to-date OS textbook has gotten it wrong.

Fourth, given the high cost of building certified concurrent kernels, it is important that these kernels can be quickly adapted to support new hardware platforms and applications. However, if we are unable to model the interference among different components in an extensible way, even a small change to the kernel could incur a huge re-verification overhead.

In this paper, we present CertiKOS, a compositional framework that tackles all these challenges. We believe that, to control the complexity of concurrent kernels and to prove a strong support of extensibility, we must first have a compositional specification that can untangle all the kernel interdependencies and encapsulate interference among different kernel objects. Because the very purpose of an OS kernel is to build layers of abstraction over bare machines, we insist on uncovering and specifying these layers, and then verifying each kernel module at the abstraction level it belongs to.

The functional correctness of an OS kernel is often stated as a refinement—that is, the behavior of the C/assembly implementation of a kernel K is fully captured by its abstract functional specification S. Of course, the ultimate goal of having a certified kernel is to reason about programs
running on top of (or along with) the kernel. It is thus important to ensure that given any kernel extension or user program $P$, the combined code $K \oplus P$ also refines $S \oplus P$. If this fails to hold, the kernel is functionally incorrect as $P$ can observe some behavior of $K$ that does not satisfy $S$.

In the concurrent setting, such a contextual refinement property must hold not only for any context program $P$ but also for any environment context $\epsilon$. When focusing on some thread set, each $\epsilon$ defines a specific instance on how other threads/CPUs respond to this thread set. With shared-memory concurrency, interference between $\epsilon$ and the focused thread set is both necessary and common.

In CertiKOS, we introduce certified concurrent abstraction layers to state such contextual refinement properties (see Figure 1). Each abstraction layer, parameterized over some specific $\epsilon$, is an assembly-level machine extended with a particular set of abstract objects, that is, abstract states plus atomic primitives. These layers enable modular verification and can be composed in several manners. Later in Section 3, we show how the use of $\epsilon$ at each layer allows us to verify concurrent programs using standard techniques for verifying sequential programs. Indeed, most of our kernel components are written in a variant of C (called ClightX\textsuperscript{10}) and verified at the C level. These certified C layers can be compiled and linked together into certified assembly layers using CompCertX\textsuperscript{10}. Thus, under CertiKOS, an otherwise prohibitive verification task can be decomposed into many simple and easily automatable ones, and proven global properties can be propagated down to the assembly level.

Using CertiKOS, we have successfully developed a fully certified concurrent OS kernel mC2 in the Coq proof assistant. The mC2 kernel consists of 6500 lines of C and x86 assembly, supports both fine-grained locking and thread yield/sleep/wakeup primitives, and can run on stock x86 multicore machines. mC2 can also double as a hypervisor and boot multiple instances of Linux in guest virtual machines (VM) running on different CPUs. It guarantees not only functional correctness, that is, the mC2 kernel implementation satisfies its system-call specification, but also liveness property, that is, all system calls will eventually return. The entire proof effort for supporting concurrency took less than two person-years. To the best of our knowledge, mC2 is the first fully verified general-purpose concurrent OS kernel with fine-grained locking.

2. OVERVIEW OF OUR APPROACH

In this section, to illustrate our layered techniques, we will walk through a small example (see Figure 1) that uses a lock to protect a critical section. In this example, client program $P$ has two threads running on two different CPUs; each thread makes one call to primitive $\text{foo}$ provided by concurrent layer interface $L_\epsilon$. Interface $L_\epsilon$ is implemented by concurrent module $M_\epsilon$, which in turn is built on top of interface $L_1$. Method $\text{foo}$ calls two primitives $f$ and $g$ in a critical section protected by a lock. The lock is implemented over interface $L_0$, using the ticket lock algorithm\textsuperscript{21} in module $M_0$. The lock maintains two integer variables $n$ (the “now serving” ticket number) and $t$ (the “next” ticket number), Lock-acquire method $\text{acq}$ fetches and increments the next ticket number (by $\text{FAI}_1$) and spins until the fetched number is served. Lock-release

```plaintext
1: struct ticket_lock {
2: volatile uint n, t;
3: //Methods provided by $L_1$
4: //Methods provided by $L_0$
5: external uint get_n();
6: external void g();
7: external void inc_n();
8: //M0 module
9: external void acq();
10: external void f();
11: external void g();
12: //M1 module
13: external void push();
14: //Methods provided by $L_1$
15: //Client program $P$
16: void acq() { ...
17: while(get_n()==my_t) {
18: pull();
19: //Thread running on CPU 1
20: ...
21: void T1() { foo();
22: pull();
23: void T2() { foo();
24: }
```

Figure 1. The certified (concurrent) abstraction layer, $L_\epsilon : M_\epsilon : L_{\epsilon,0}$, is a predicate plus its mechanized proof object showing that the implementation of the ticket lock acquire $M_\epsilon$ running on the underlay interface $L_{\epsilon,0}$ indeed faithfully implements the desirable overlay interface $L_{\epsilon,\epsilon}$. The implementation $M_{\epsilon,0}$ is written in C, whereas the interfaces $L_0$ and $L_{\epsilon,0}$ are written in Coq. The implementation relation is denoted as $R_{\epsilon}$. This layer can be (1) horizontally composed with another layer (e.g., the lock release operation) if they have identical state views (i.e., with the same $R_{\epsilon}$) and are based on the same underlay interface $L_{\epsilon,0}$. The composed layer can also be (2) vertically composed with another layer that relies on its overlay interface. Certified C layers can be compiled into certified assembly layers using our (3) CompCertX compiler. In the concurrent setting, these layers can also be (4) composed in parallel.
method \( \text{rel} \) simply increments the “now serving” ticket number by \( \text{inc}_n \). These primitives are provided by \( L_0 \) and implemented using x86 atomic instructions. Interface \( L_0 \) also provides primitives \( f \) and \( g \) that are later passed on to \( L_1 \), as well as \textit{ghost} primitives \texttt{pull} and \texttt{push} that logically mark the acquisition and release of locks. Such ghost primitives only help the verification process and are not needed for the program to execute.

Here, the concurrent layer interface (e.g., \( L_0 \)) provides a set of primitives that can be invoked at this level and uses events to capture primitives’ effects that are visible to other CPUs/threads. For example, event \( [\texttt{FAI}] \) represents the invocation of \( \texttt{FAI} \) by CPU 1. In this way, one execution of a concurrent program running on a layer machine can be specified by a sequence of events, which we call a \textit{logical log}. For example, if two CPUs are executed in the order 1–2–2–1–1–2–1, running program \( P \) (see Figure 1) over the layer machine of \( L_0 \) generates the log:

\[
[\texttt{FAI}_1, \texttt{FAI}_2, \texttt{get}_n, \texttt{get}_n, \texttt{pull}, \texttt{get}_n, \texttt{pull}, \texttt{get}_n, \texttt{pull}, \texttt{get}_n, \texttt{pull}, \ldots]
\]

Thus, a concurrent module \( M \) over \( L \) can be specified by how \( M \) produces events (provided by \( L \)). \( M \) can then be verified by building a \textit{certified abstraction layer}, \( L \rightarrow M : L' \), stating that the events generated by \( M \) over \( L \) are fully captured by the desirable interface \( L' \). Note that the events provided by \( L \) and \( L' \) might not be exactly the same, and the relation between events at different layers is denoted as \( R \).

Take the lock-acquire implementation \( M_{\text{acq}} \) in Figure 1 as an example. The goal is to prove that \( L_{\text{acq}} \models \text{id} M_{\text{acq}} : L_{\text{acq}} \) holds with an identical relation \( \text{id} \) (between events at two layers), where the events generated by \( L_{\text{acq}} \) (on behalf of thread \( t \)) satisfy the pattern:

\[
\ldots [\texttt{FAI}], \ldots, [\texttt{get}_n], \ldots, [\texttt{get}_n], \ldots, [\texttt{get}_n], \ldots, [\texttt{pull}], \ldots
\]

Events generated by other threads (or CPUs) are omitted here.

To achieve modular verification, we parameterize each layer interface \( L \) with an \textit{active} thread set \( A \), and then carefully define its set of valid \textit{environment contexts}, denoted as \( EC(L, A) \). Each environment context \( \varepsilon \) captures a specific instance—from a particular run—of the list of events that other threads or CPUs (not in \( A \)) return when responding to the events generated by threads in \( A \). We can then define a new \textit{thread-modular} machine \( \Pi_{(A)}(P, \varepsilon) \) that will operate like the usual assembly machine when \( P \) switches control to threads in \( A \), but will only obtain the list of events from the environment context \( \varepsilon \) when \( P \) switches control to threads outside \( A \). Here, we use \( L(A) \) to denote the layer interface with an active thread set \( A \) that consists the same set of abstract objects with \( L \).

Note that if \( A \) is a singleton, for each \( \varepsilon, \Pi_{(A)} \) behaves like a sequential machine: it first queries \( \varepsilon \) for the events generated by other threads, and then executes the next instruction of the active thread. We use \( \triangleright \) to denote a query to \( \varepsilon \). The lock-acquire function, on behalf of thread \( t \), can be specified in \( L_{\text{acq}}(\{t\}) \) as:

\[
\triangleright[\texttt{FAI}_t] \triangleright[\texttt{get}_n] \triangleright[\texttt{get}_n] \triangleright[\texttt{get}_n] \cdots \triangleright[\texttt{pull}]
\]

In this model, other threads’ behaviors and the potential interleaving are encapsulated into those queries to \( \varepsilon \). We can then verify module \( M_{\text{acq}} \) as it were sequential:

\[
L_0(\{t\}) \vdash \text{id} M_{\text{acq}} : L_{\text{acq}}(\{t\})
\]

By verifying that the lock-release function \( M_{\text{rel}} \) also meets its specification \( L_\text{acq} \), we can apply the \textit{horizontal composition} rule to obtain the composed layer (where we use \( L' \) to denote \( L_{\text{acq}} \oplus L_{\text{rel}} \)):

\[
L_0(\{t\}) \vdash \text{id} M_{\text{acq}} \oplus M_{\text{rel}} : L'(\{t\})
\]

If every valid environment context \( \varepsilon \in EC(L'_0(\{t\})) \) guarantees that the loop of \( \text{get}_n \) in thread \( t \) terminates, we can lift \( L'_0(\{t\}) \) to a higher level layer interface \( L_0(\{t\}) \), which specifies the lock-acquire as \( \triangleright[\text{acq}] \). We use \( R \) to denote the relation between the events of \( L'_0(\{t\}) \) and \( L_0(\{t\}) \), for example, \( \triangleright[\text{acq}] \) is mapped to the event sequence in (2.2). We can prove the following certified layer:

\[
L'_0(\{t\}) \vdash R \triangleright[\text{acq}] L_0(\{t\})
\]

With our new compositional layer semantics, these “per-thread” certified layers can be soundly composed in parallel when their \textit{rely conditions} (i.e., the constraints to environmental interference) are compatible with each other. For example, we can also derive the certified layer for the ticket lock on behalf of some thread \( t' \neq t \). By showing that the events generated by \( t' \) belong to \( EC(L_0, \{t\}) \) and vice versa, we can apply the \textit{parallel composition} rule to derive:

\[
L_0(\{t, t'\}) \vdash \text{id} R \triangleright[\text{acq}] M_{\text{acq}} \oplus M_{\text{rel}} : L_0(\{t, t'\})
\]

Any observable behavior of running \( P \) with \( M_{\text{acq}} \oplus M_{\text{rel}} \) (denoted as \( M \) in Figure 1) over \( L_0(\{1, 2\}) \) can be captured by running \( P \) directly on top of \( L_0(\{1, 2\}) \). For example, the behavior in (2.1) can be captured by the following log over \( L_0(\{1, 2\}) \):

\[
[\text{acq}] \triangleright[\text{rel}] \triangleright[\text{acq}] \triangleright[\text{rel}] \triangleright[\text{rel}] \triangleright[\text{rel}] \triangleright[\text{rel}]
\]

Based on the layer interface \( L_0(\{t\}) \), we can continue verifying that the module \( M \) satisfies a higher level interface \( L_0(\{t\}) \), where \texttt{foo} is specified as \( \triangleright[\text{foo}] \). The relation between these two layer interfaces maps the event \( \text{foo} \) of \( L_0(\{t\}) \) into the event sequence \( \triangleright[\text{rel}] \triangleright[\text{rel}] \triangleright[\text{rel}] \) of \( L_0(\{t\}) \).

As the primitive \texttt{foo} is specified by a single event, we call it an \textit{atomic object}. The observable behaviors of running \( P \) over the layer machine \( L_0(\{1, 2\}) \) consist of only two logs:

\[
\triangleright[\text{foo}] \triangleright[\text{foo}] \triangleright[\text{foo}]
\]

In this way, we can decompose our mC2 kernel \( K \) into many modules and verify them at the layer interfaces they belong to, as if there were only a single active, sequential thread. These per-thread layers (whose topmost layer
interface is $L_{\text{x86mc}}$ can be composed into per-CPU layers and then further combined into a single multicore machine (see Section 3 and Figure 5). We use x86mc to denote this assembly-level multicore machine, $[\llbracket \cdot \rrbracket]_{\text{x86mc}}$ to denote the whole-machine semantics for x86mc, and $[\llbracket \cdot \rrbracket]_{\text{mC2}}$ to denote the machine semantics equipped with the topmost layer interface. The composed certified layers imply the contextual refinement property:

$$\forall P, [K \oplus P]_{\text{x86mc}} \leq [P]_{\text{mC2}}$$

which says that, for any context user program $P$, the observable behaviors of running $P$ together with $K$ over the multicore machine x86mc are fully captured by running $P$ directly over $L_{\text{mC2}}$ (see Figure 2). We call $L_{\text{mC2}}$ a deep specification of $K$ over x86mc, because there is no need to ever look at $K$ again; any property about $K$ over x86mc can be proved using $L_{\text{mC2}}$ alone.

**Overview of the mC2 kernel.** Figure 3 shows the system architecture of mC2. The mC2 system was initially developed in the context of a large DARPA-funded research project. It is a concurrent OS kernel that can also double as a hypervisor. It runs on an unmanned ground vehicle (UGV) with a multicore Intel Core i7 machine. On top of mC2, we run three Ubuntu Linux systems as guests (one each on the first three cores). Each virtual machine runs several robot architecture definition language (RADL) nodes that have fixed hardware capabilities such as access to GPS, radar, etc. The kernel also contains a few simple device drivers (e.g., interrupt controllers, serial and keyboard devices). More complex devices are either supported at the user level, or passed through (via IOMMU) to various guest Linux VMs. By running different RADL nodes in different VMs, mC2 provides strong isolation so that even if attackers take control of one VM, they still cannot break into other VMs and compromise the overall mission of the UGV.

**What have we proved?** Using CertiKOS, we have successfully built a fully certified version of the mC2 kernel and proved its contextual refinement property with respect to a high-level deep specification for mC2. This functional correctness property implies that all system calls and traps will always strictly follow high-level specifications, run safely, and eventually terminate; there will be no data race, no code injection attacks, no buffer overflows, no null pointer access, no integer overflow, etc.

More importantly, because for any program $P$, we have $[K \oplus P]_{\text{x86mc}}$ refines $[P]_{\text{mC2}}$, we can also derive the behavior equivalence property for $P$, that is, whatever behavior a user can deduce about $P$ based on the high-level specification for the mC2 kernel $K$, the actual linked system $K \oplus P$ running on the concrete x86mc machine would indeed behave exactly as expected. All global properties proven at the system-call specification level can be propagated down to the lowest assembly machine.

**Assumptions and limitations.** The mC2 kernel is not as comprehensive as real-world kernels such as Linux. For example, mC2 currently lacks a certified storage system. The main goal of this work is to show that it is feasible to build certified concurrent kernels with fine-grained locking. We
did not try to incorporate all the latest advances for multicore kernels into mC2.

Regarding specification, there are 450 lines of Coq code (LOC) to specify the system calls (the topmost layer interface; see Table 1) and 943 LOC to specify the x86 hardware machine model (the bottommost layer interface). These are in our trusted computing base. We keep them small to limit the room for errors and ease the review process.

Our assembly machine assumes strong sequential consistency for all atomic instructions. We believe our proof should remain valid for the x86 TSO model because (1) all our concurrent layers guarantee that nonatomic memory accesses are properly synchronized; and (2) the TSO order guarantees that all atomic synchronization operations are properly ordered. Nevertheless, more formalization work is needed to turn our proofs over sequential-consistent machines into those over the TSO machines.

Also, our machine model only covers a small portion of the x86 hardware features and cannot be used to verify some kernel components, such as a bootloader, a PreInit module (which initializes the CPUs and the devices), an ELF loader, and some device drivers (e.g., disk driver). Their verification is left for future work.

We also trust the Coq proof checker and the CompCertX assembler for converting assembly into machine code.

3. CONCURRENT LAYER MACHINES

In this section, we explain the concurrent layer design principles, and show how to introduce per-CPU layer interfaces, based on a multicore hardware machine model.

\( \Pi_{\text{ref}} \) allows arbitrary interleavings at the level of \textit{assembly instructions}. At each step, the hardware nondeterministically picks one CPU and executes the next assembly instruction on that CPU. Each assembly instruction is classified as \textit{atomic}, \textit{shared}, or \textit{private}, depending on the memory it accesses. One interleaving of an example program running on two CPUs is:

\[
\begin{array}{c}
\text{CPU0} \\
\quad \text{atom1} \\
\quad \text{atom2} \\
\quad \text{switch} \\
\quad \text{private1} \\
\quad \text{atom2} \\
\quad \text{shared1} \\
\quad \text{shared1} \\
\quad \text{private2} \\
\quad \text{CPU1} \\
\quad \text{atom1} \\
\quad \text{switch} \\
\quad \text{private1} \\
\quad \text{atom1} \\
\quad \text{shared1} \\
\quad \text{shared1} \\
\quad \text{private2} \\
\end{array}
\]

The memory locations are \textit{logically} categorized into two kinds: the ones \textit{private} to a single CPU/thread and the ones \textit{shared} by multiple CPUs/threads. Private memory accesses do not need to be synchronized, whereas nonatomic shared memory accesses need to be protected by some synchronization mechanisms (e.g., locks), which are normally implemented using atomic instructions (e.g., fetch-and-add). With proper protection, each shared memory operation can be viewed as if it were atomic.

The \textit{atomic object} is an abstraction of some segment of well-synchronized shared memory, combined with operations that can be performed over that segment. It consists of a set of primitives, an initial state, and a logical log containing the entire history of the operations that were performed on the object during an execution schedule. Each primitive invocation records a \textit{single} corresponding event in the log. For example, the above interleaving produces a \textit{single} corresponding event in the log. We require that these events contain enough information so we can derive the current state of each atomic object by \textit{replaying} the entire log over the object’s initial state.

As shown in Figure 4, a \textit{concurrent layer interface} contains both \textit{private objects} (e.g., \( O \)) and \textit{atomic objects} (e.g., \( O \)), along with some invariants imposed on them. These objects are verified by building certified concurrent layers via forward simulations, which imply strong contextual refinement relations:

**Definition 1 (Contextual Refinement).** We say that machine \( \Pi_{\text{ref}} \) contextually refines machine \( \Pi_{\text{l}} \) (written as \( \forall P : [P]_{\Pi_{\text{ref}}} \subseteq [P]_{\Pi_{\text{ref}}} \)). If, and only if, for any \( P \) that does not get stuck on \( \Pi_{\text{ref}} \), we also have that (1) \( P \) does not get stuck on \( \Pi_{\text{ref}} \), and (2) any observable behavior of \( P \) on \( \Pi_{\text{ref}} \) is also observed on \( \Pi_{\text{ref}} \).

However, proving such contextual refinements directly on a multicore, nondeterministic hardware model is difficult.

Table 1. Verified system calls of the mC2 hypervisor kernel.

| kernel_init, get_quota, send, rec, rz_spawn, spawn, sleep, yield, \textit{wakeup}, \textit{kill}, getc, putc, get_tsc_per_ms, get_curid, vm_exit_info, vm_mmap, vm_set_seg, vm_set_reg, vm_get_reg, vm_set_reg, vm_get_next_eip, vm_inject_event, vm_check_int_shadow, vm_run, vm_check_pending_event, vm_intc_intercept_int_window, vm_get_tsc_offset, vm_set_tsc_offset, vm_radmar, vm_rwmnr |

Figure 4. The overlay interface \( L_i \) is a more abstract interface, built on top of the underlay interface \( L_i \), and implemented by private module \( M_i \) and shared module \( M_i \). Private objects in \( L_i \), only access the private memory of \( L_i \), Atomic objects are implemented by shared modules (e.g., \( M_i \) in Figure 1) that may access lower-level atomic objects (e.g., \( \text{FAI}_i \)), private objects, and shared memory. Memory regions of \( L_i \), accessed by the layer implementation are hidden and replaced by newly introduced objects of \( L_i \). The simulation relation \( R \) is defined between these memory regions and objects, for example, \( R \) in Section 2. Then, the certified concurrent layer \( L_i \) of \( M_i \); \( L_i \) can be built by proving the forward simulation: whenever two states \( s \), \( s' \) are related by \( R \), and running any \( P \) over the layer machine based on \( L_i \) takes \( s \) to \( s' \), in one step, then there exists \( s'' \) such that running \( P \otimes M_i \otimes M_i \) over \( L_i \) takes \( s \) to \( s'' \) in multiple steps, and \( s'' \) and \( s'' \) are also related by \( R \).
because we must consider all possible interleavings. In the rest of this section, we show how to gradually refine this hardware model into a more abstract one that is suitable for reasoning about concurrent code in a CPU-local fashion.

**Π_{hs}**: machine model with hardware scheduler. By parameterized with a hardware scheduler $\varepsilon_{hs}$ that specifies a particular interleaving for an execution, the machine model $\Pi_{hs}$ becomes deterministic. To take a program from $\Pi_{\text{atom}}$ and run it on top of $\Pi_{hs}$, we insert a logical switch point, denoted as $\triangleright$, before each assembly instruction. At each switch point, the machine first queries $\varepsilon_{hs}$ and gets the CPU ID that will execute next. All the switch decisions made by $\varepsilon_{hs}$ are stored in the logical log state as switch events, for example, $([\triangleright])$ denotes a switch event from CPU $i$ to $j$. The previous example on $\Pi_{\text{hs}}$ can then be simulated on $\Pi_{hs}$ by the following $\varepsilon_{hs}$:

![Diagram of CPU allocation](image)

The log recorded by this execution is as follows:

$$0 \rightarrow 0 \cdot 0 \cdot \text{atom} \cdot 0 \rightarrow 1 \cdot 1 \rightarrow 2 \cdot 1 \rightarrow 1 \cdot \text{atom} \cdot 0 \rightarrow 0 \cdot 0 \rightarrow 0 \cdot 0 \rightarrow 1$$

The behavior of running a program $P$ over this machine with a particular $\varepsilon_{hs}$ is the generated log denoted as $\Pi_{hs}(P, \varepsilon_{hs})$. We write $EC_{hs}$ to represent the set of all possible hardware schedulers. Then, the whole-machine semantics can be defined as a set of logs:

$$[P]_{hs} = \{ \Pi_{hs}(P, \varepsilon_{hs}) | \varepsilon_{hs} \in EC_{hs} \}$$

To ensure the correctness of this machine model, we prove that it is contextually refined by the hardware model $\Pi_{\text{atom}}$:

**Lemma 1 (Correctness of $\Pi_{hs}$):** $\forall P, [P]_{\text{atom}} \subseteq [P]_{hs}$

**$\Pi_{\text{km}}$: machine with local copies of the shared memory.** To enforce that shared memory accesses are well synchronized, we introduce a new machine model ($\Pi_{\text{km}}$) that equips each CPU with local copies of shared memory blocks along with valid bits. The relation between CPU’s local copies and the global shared memory is maintained through two new ghost primitives, pull and push.

The pull operation over a particular CompCert-style memory block updates a CPU’s local copy of that block to be equal to the one in the shared memory, marking the local block as valid and the shared version as invalid. Conversely, the push operation updates the shared version to be equal to the local block, marking the shared version as valid and the local block as invalid.

If a program tries to pull an invalid shared memory block or push/access an invalid local block, the program gets stuck. We make sure that every shared memory access is always performed on its valid local copy, thus systematically enforcing valid accesses to the shared memory. Note that all of these constructions are completely logical and do not introduce any performance overhead.

The shared memory updates of the previous example can be simulated on $\Pi_{\text{km}}$ as follows:

![Diagram of CPU allocation](image)

Among each shared memory block and all of its local copies, only one can be valid at any moment of the machine execution. Therefore, for any program $P$ with a potential data race, there exists a hardware scheduler such that $P$ gets stuck on $\Pi_{\text{km}}$. By showing that a program $P$ is safe (never gets stuck) on $\Pi_{\text{km}}$ for all possible hardware schedulers, we guarantee that $P$ is data-race free.

We have shown (in Coq) that $\Pi_{\text{km}}$ is correct with respect to the previous machine model $\Pi_{hs}$ with the $EC_{hs}$:

**Lemma 2 (Correctness of $\Pi_{\text{km}}$):** $\forall P, [P]_{hs} \subseteq [P]_{\text{km}}$

**$\Pi_{ps}$: partial machine with environment context.** To achieve local reasoning, we introduce a partial machine model $\Pi_{ps}$ that can be used to reason about the programs running on a subset of CPUs, by parametrizing the model over the behaviors of an environment context, that is, the rest of the CPUs.

We call a given local subset of CPUs the active CPU set (denoted as $A$). The partial machine model is configured with an active CPU set and it queries the environment context whenever it reaches a switch point that attempts to switch to a CPU outside the active set.

The set of environment contexts for $A$ in this machine model is denoted as $EC(pt, A)$. Each environment context $\varepsilon_{ptA} \in EC(pt, A)$ is a response function, which takes the current log and returns a list of events from the context programs, that is, those outside of $A$. The response function simulates the observable behavior of the context CPUs and imposes some invariants over the context. The hardware scheduler is also a part of the environment context. In other words, the events returned by the response function also include switch events. The execution of CPU 0 in the previous example can be simulated with an $\varepsilon_{ptA}$ function:

![Diagram of CPU allocation](image)

For example, at the third switch point, $\varepsilon_{ptA}$ returns the event list $[0 \rightarrow 0 \cdot 1 \rightarrow 1 \cdot 1 \rightarrow 0 \cdot 0 \rightarrow 0 \cdot 0 \rightarrow 0 \cdot 0 \rightarrow 0 \cdot 0 \rightarrow 0 \cdot 0 \rightarrow 0]$.

Suppose we have verified that two programs, separately running with two disjoint active CPU sets $A$ and $B$, produce event lists satisfying invariants $INV_A$ and $INV_B$, respectively. If $INV_A$ is consistent with the environment-context invariant of $B$, and $INV_B$ is consistent with the environment-context invariant of $A$, then we can compose the two separate programs into a single program with active set $A \cup B$. This combined program is guaranteed to produce event lists satisfying the combined invariant $INV_A \land INV_B$. Using the machine semantics as a set of produced logs, this composition can then be defined as a contextual refinement.
After composing the programs on all CPUs, the context CPU set becomes empty and the composed invariant holds on the whole machine. As there is no context CPU, the environment context is reduced to the hardware scheduler, which only generates the switch events. In other words, let $C$ be the entire CPU set, we have that $\text{EC}(pt, C) = \text{EC}_{n}$.

Thus, we can show that this composed machine with the entire CPU set $C$ is refined by $\Pi_{\text{loc}}$:

**Lemma 3 (Composition of Partial Machines).**

$$\forall P, [P]_{pt(A \cup B)}$$

If $A \cap B = \emptyset$

**Lemma 4 (Correctness of $\Pi_{\text{loc}}$).**

$\Pi_{\text{loc}}$: CPU-local machine model. If we focus on a single active CPU $i$, the partial machine model provides a sequential-like interface configured with an environment context representing all other CPUs. However, in this model, there is a switch point before each instruction, so program verification still needs to handle many unnecessary interleavings, for example, those between private operations. Thus, we introduce a CPU-local machine model (denoted as $\Pi_{\text{loc}}(i)$) for a CPU $i$, in which switch points only appear before atomic or push/pull operations. The switch points before shared or private operations are removed via two steps: shuffling and merging.

Every switch point before a shared or private operation can be shuffled to the front of the next atomic operation by introducing a log cache. For such switch points, query results from the environment context are stored in the log cache. The cached events are applied to the logical log just before the next atomic or push/pull operations. This is sound because a shared operation can only be performed when the current local copy of shared memory is valid, meaning that no other context program can interfere with the operation. Once the switch points are shuffled properly, we merge all the adjacent switch points together. When we merge switch points, we also need to merge the switch events generated by the environment context. For example, the change of switch events generated by the environment context is reduced to the hardware scheduler, a logical global log (for shared state), and an environment context. The simulation relation is defined over these two machine states, and matches the informal intuitions given in this and next sections.

**4. Certifying the mC2 Kernel**

Based on the CPU-local layer machine model $\Pi_{\text{loc}}$, the certified mC2 kernel can be built by introducing a series of logical abstraction layers and decomposing the otherwise complex verification tasks into a large number of small tractable ones.

In the mC2 kernel, the preinitialization layer module forms the bottom layer machine that connects to $\Pi_{\text{loc}}$, instantiated with a particular active CPU $c$. The trap handler forms the top layer machine that provides system call interface and serves as a specification to the whole kernel, instantiated with a particular active thread running on that active CPU $c$. Our main theorem states that any global properties proved at the topmost layer machine can be propagated down to the lowest hardware machine. In this section, we explain selected components in more detail.

The preinitialization layer machine defines some x86 hardware behaviors, such as page walking upon memory load (when paging is turned on), saving and restoring the trap frame in the case of interrupts and exceptions (e.g., page fault), and exchanging data between devices and memory. The hardware memory management unit (MMU) is modeled in a way that mirrors the paging hardware (see Figure 6a). When paging is enabled, memory accesses made by both
the kernel and the user programs are translated using the page map pointed to by the register CR3. When page faults occur, the fault information is stored in CR2 and the page fault handler is triggered.

Spinlock module provides fine-grained lock objects as the base of synchronization mechanisms. Figure 1 shows one spinlock implementation using the ticket lock algorithm. It depends on an atomic ticket object consisting of two fields: next ticket number \( t \) and now-serving ticket number \( n \). In mC2, we introduce an array of ticket objects; each of them (identified by a specific lock index \( i \)) can be used to protect a segment of shared memory. The ticket objects can only be manipulated via atomic primitives that generate events. For example, fetch-and-increment operation \((\text{FAI}_i)\) to the \( i \)-th \( t \) done by CPU \( c \) generates an event \( \text{c.FAI}_i \). Note that \( \text{FAI}_i \) is implemented using instruction \text{xadd} with the lock prefix in x86.

The lock implementation generates a list of events; for example, when CPU \( c \) acquires the lock \( i \), it continuously generates the event \( \text{c.get}_n \) (line 15) until the latest \( n \) is increased to the ticket value returned by the event \( \text{c.FAI}_i \) (line 14), and then followed by the event \( \text{c.pull}_i \) (line 16):

\[
\text{my_t.in} \quad (9.5) \quad \text{CPU} \quad \text{FAI}_i \quad \text{get}_n \quad \text{get}_n \quad \text{get}_n \quad \text{get}_n \quad \text{get}_n \quad \text{ACQ}.
\]

Verifying the linearizability and starvation-freedom of the ticket lock is equivalent to proving that under a fair hardware scheduler \( \epsilon_s \), the lock ticket implementation is a termination-sensitive contextual refinement of its atomic specification. There are two main proof obligations: (1) the lock guarantees mutual exclusion, and (2) the \text{acc} operation eventually succeeds.

The mutual exclusion property relies on the fact that, at any time, only the thread whose ticket \( t \) is equal to the current serving ticket (i.e., \( n \)) can hold the lock, and each thread’s ticket \( t \) is unique. Here, we must also handle potential integer overflows for \( t \) and \( n \). As long as the total number of CPUs (i.e., \#CPU) in the machine is less than \( 2^{32} \) (determined by the unit type), this uniqueness property can be ensured. Then, it is safe to pull the shared memory associated with the lock \( i \) to the local copy at line 16. Before releasing the lock, the local copy is pushed back to the shared memory at line 19.

The starvation-freedom property relies on the fairness of the scheduler, that is, any CPU can be scheduled within \( n \) steps for some \( n \). We define invariant \( \text{INV}_i \) over the environment context to say that environmental lock-holders will release the lock within \( m \) steps. By enforcing \( \text{INV}_i \), we can prove that the while-loop in \text{acq} (line 15) terminates in \( n \times m \times \#CPU \) iterations on a single CPU.

After showing the above two properties, we can build a certified CPU-local layer, whose overlay interface contains an atomic specification \( U_{\text{acc}} \) that simply generates an event \( \text{FAI}_i \). These per-CPU certified layers can be composed in parallel as long as \( \text{INV}_i \) holds on each CPU’s local execution.

This event-based specification for the spinlock is also general enough to capture other implementations such as the MCS Lock. In mC2, we have also implemented a version of MCS locks. The starvation-freedom proof is similar to that of the ticket lock. The difference is that the MCS lock-release operation waits in a loop until the next waiting thread (if it exists) has added itself to a linked list, so we need similar proofs for both acquisition and release.

Shared memory management provides a protocol to share physical pages among different user processes. A physical page can be mapped into multiple processes’ page maps. For each page, we maintain a logical owner set. For example, a user process \( k \) can share its private physical page \( p \) to another process \( k_i \) and the logical owner set of page \( p_i \) is changed from \( \{k_i\} \) to \( \{k, k_i\} \). A shared page can only be freed when its owner set is a singleton.

Shared queue library abstracts the queues implemented as doubly linked lists into abstract queue states (i.e., Coq lists). Local enqueue and dequeue operations are specified over the abstract lists. Shared queue operations are protected by spinlocks and are specified by queue events \( \text{t.enq}_n \) and \( \text{t.deq}_n \). These events can be replayed (with the function \( \text{enqueue} \)) to construct the queue state. For example, if the current log of the \( i \)-th shared queue is \( [\text{t.enq}_1 \, \text{t.enq}_2] \), and the event list returned by \( \epsilon \) is \( [\text{t.enq}_1 \, \text{t.enq}_3] \), then the resulting log of calling \( \text{deq} \) is:

\[
[\text{t.enq}_1 \, \text{t.enq}_3 \, \text{t.deq}_1] \text{.}
\]

By replaying the log, the queue state is \( [\text{t.enq}_1 \, \text{t.enq}_3] \) and \( \text{deq} \) returns 2.

Thread management introduces the thread control block and manages the resources of dynamically spawned threads (e.g., via quotas) and their metadata (e.g., children, thread state). For each thread, one page (4KB) is allocated for its kernel stack. We use an external tool \( \text{t} \) to show that the stack usage of our compiled kernel is less than 4KB, so stack overflows cannot occur inside the kernel.

Thread control switches are implemented by the context switch function. This assembly function saves the register set of the current thread and restores the register set of another thread on the same CPU. As the instruction pointer
register (EIP) and stack pointer register (ESP) are saved and restored in this procedure, this kernel context switch function does not satisfy the C calling convention and has to be verified at the assembly level. Based on this context switch function and the shared queue library, we can verify three scheduling primitives: yield, sleep, and wakeup (see Figure 7).

Thread-local machine models can be built based on the thread management layers. The first step is to extend the environment context with a software scheduler (i.e., abstracting the concrete scheduling procedure), resulting in a new environment context $\epsilon_u$. The scheduling primitives generate the $[\text{yield}, \text{sleep}]$ and $[\text{wake}, \text{up}]$ events. $\epsilon_u$ responds with the next thread ID to execute. The second step is to introduce the active thread set to represent the active threads on the active CPU, and extend $\epsilon_u$ with the context threads, that is, the rest of the threads running on the active CPU. The composition structure is similar to the one of Lemma 3. In this way, higher layers can be built upon a thread-local machine with a single active thread on the active CPU (see Figure 5).

Condition variable (CV) is a synchronization object that enables a thread to wait for a change to be made to a shared state. Standard Mesa-style CVs\(^7\) do not guarantee starvation-freedom: a thread waiting on a CV may not be signaled within a bounded number of execution steps. We have implemented a starvation-free CV using condition queues as shown by the popular, most up-to-date OS textbook.\(^3\) However, we have found a bug in the FIFOBBQ implementation as shown in that textbook. Their system can get stuck in two cases: (1) when the destroyed CV is kept inside the remove queue (rmQ), which will block the insert call to wake up the proper waiter; (2) when multiple CVs are woken up within a short period and the lock-holding CV thread is not the head of rmQ, that thread will be removed from rmQ and return to sleep, but will never be woken up again. We fixed this issue by postponing the removal of the CV thread from rmQ, until woken thread that is allowed to proceed finishes its work; this thread is now responsible for removing itself from rmQ, as well as waking up the next thread in rmQ.

5. EVALUATION

5.1. Proof effort and cost of change

Overall, our certified mC2 kernel consists of 6500 lines of C and x86 assembly. The concurrency extensions were completed in about two person-years. The new concurrency framework (to specify, build, and link certified concurrent abstraction layers) took about one person-year to develop. We extended the certified sequential mCertiKOS kernel\(^5,\,10\) (which took another two person-years to develop in total) with various features, such as dynamic memory management, container support for controlling resource consumption, Intel hardware virtualization support, shared memory IPC, two-copy synchronous IPC, ticket and MCS locks, new schedulers, condition variables, etc. Some of these features were initially added in the sequential setting but later ported to the concurrent setting. The verification of these features was completed around one person-year. During this development process, many of our certified layers underwent many modifications and extensions. The CertiKOS framework allows such incremental development to take place much more smoothly. For example, certified layers in the sequential kernel can be directly ported to the concurrent setting if they only access private state. We have also adapted the work by Chen et al.\(^7\) on interruptible kernels with device drivers to our multicore model.

Regarding the proof effort, there are 5249 lines of additional specifications for the various kernel functions, and about 40K LOC used to define auxiliary definitions, lemmas, theorems, and invariants. Additionally, there are 50K lines of proof scripts for proving the newly added concurrency features.

5.2. Bugs found

Other than the FIFOBBQ bug, we have also found a few other bugs during verification. Our initial ticket-lock implementation contains a particularly subtle bug: the spinning loop body (line 15 in Figure 1) was implemented as while(get_n() < my_n). This passed all our tests, but during the verification, we found that it did not satisfy the atomic specification as the ticket field might overflow. For example, if the next ticket number $t$ is $(2^n-1)$, an overflow will occur in acq (line 14 in Figure 1) and the returned ticket $my_n$ will equal to 0. In this case, current-serving number $n$ is not less than $my_n$ and acq gets the lock immediately, violating the mutual exclusion property.

5.3. Performance evaluation

Although performance is not the main emphasis of this work, we have run a number of micro and macro benchmarks to measure the speedup and overhead of mC2, and to compare mC2 with existing systems such as KVM and seL4. All experiments have been performed on a machine with one Intel Xeon CPU with four cores running at 2.8 GHz. As the power control code has not been verified, we disabled the turbo boost and power management features of the hardware during experiments.

5.4. Concurrency overhead

The runtime overhead introduced by concurrency in mC2 mainly comes from the latency of spinlocks.
The mC2 kernel provides two kinds of spinlocks: ticket lock and MCS lock. They have the same interface and thus are interchangeable. In order to measure their performance, we put an empty critical section (payload) under the protection of a single lock. The latency is measured by taking a sample of 10000 consecutive lock acquires and releases (transactions) on each round.

Figure 8a shows the results of our latency measurement. In the single-core case, ticket locks impose 34 cycles of overhead, whereas MCS locks impose 74 cycles as shown in the line chart. As the number of cores grows, the latency increases rapidly. As the slowdown should be proportional to the number of cores, to show the actual efficiency of the lock implementations, we normalize the latency against the baseline (single core) multiplied by the number of cores \((n+1)/n\). As can be seen from the bar chart, efficiency remains about the same for MCS locks, but decreases for ticket locks.

Now that we have compared MCS locks with ticket locks, we present the remaining evaluations in this section using only the ticket lock implementation of mC2.

5.5. Hypervisor performance
To evaluate mC2 as a hypervisor, we measured the performance of some macro benchmarks on Ubuntu 12.04.2 LTS running as a guest. We ran the benchmarks on Linux as guest in both KVM and mC2, as well as on the bare metal. The guest Ubuntu is installed on an internal SSD drive. KVM and mC2 are installed on a USB stick. We use the standard 4KB pages in every setting—huge pages are not used.

Figure 8b contains a compilation of standard macro benchmarks: unpacking a Linux 4.0-rc4 kernel archive, compiling the Linux 4.0-rc4 kernel source, running Apache HTTPPerf on loopback, and the DaCaPo Benchmark 9.12. We normalize the running times of the benchmarks using the bare metal performance as a baseline (100%). The overhead of mC2 is moderate and comparable to KVM. In some cases, mC2 performs better than KVM; we suspect this is because KVM has a Linux host and thus has a larger cache footprint. For benchmarks with a large number of file operations, such as Uncompress Linux source and Tomcat, mC2 performs worse. This is because mC2 exposes the raw disk interface to the guest via VirtIO (instead of passing it through), and its disk driver does not provide good buffering support.

6. RELATED WORK
Dijkstra\(^9\) proposed to “realize” a complex program by decomposing it into a hierarchy of linearly ordered abstract machines. Based on this idea, Gu et al.\(^10\) developed new languages and tools for building certified abstraction layers with deep specifications, and showed how to apply the layered methodology to construct certified (sequential) OS kernels in Coq. Costanza et al.\(^4\) showed how to prove security properties over a deep specification of a certified OS kernel, and then propagate these properties from the specification level to its correct assembly-level implementation. Chen et al.\(^5\) extended the layer methodology to build certified kernels and device drivers running on multiple logical CPUs. They treated the driver stack for each device as if it were running on a logical CPU dedicated to that device. Logical CPUs do not share any memory, and are all eventually mapped onto a single physical CPU. None of these systems, however, can support shared-memory concurrency with fine-grained locking.

The seL4 team\(^6\) was the first to verify the functional correctness and security properties of a high-performance L4-family microkernel. The seL4 microkernel, however, does not support multicore concurrency with fine-grained locking. Peters et al.\(^17\) and von Tessin\(^23\) argued that for an seL4-like microkernel, concurrent data accesses across multiple CPUs can be reduced to a minimum, so a single big kernel lock (BKL) might be good enough for achieving good performance on multicore machines, von Tessin\(^23\) further showed how to convert the single-core seL4 proofs into proofs for a BKL-based clustered multikernel.

The Verisoft team\(^1\) applied the VCC framework\(^7\) to formally verify Hyper-V, which is a widely deployed multiprocessor hypervisor consisting of 100 kLOC of C code and 5 kLOC of assembly. However, only 20% of the code is verified;\(^3\) it is also only verified for function contracts and type invariants, rather than the full functional correctness property. CIVL\(^14\) uses the state-machine approach with support for atomic actions and movers to reduce the proof burden for concurrent programs. It is implemented as an extension to Boogie and has been used to verify a concurrent garbage collector. However, CIVL can only be used to reason about safety rather than liveness. There is a large body of other work\(^6, 13, 24\) showing how to build verified OS kernels,
hypervisors, file systems, device drivers, and distributed systems, but they do not address the issues of shared memory concurrency.

7. CONCLUSION

We have presented a novel extensible architecture for building certified concurrent OS kernels that not only have an efficient assembly implementation, but also machine-checkable contextual correctness proofs. OS kernels developed using our layered methodology also come with a clean, rigorous, and layered specification of all kernel components. We show that building certified concurrent kernels is not only feasible but also quite practical. Our layered approach to certified concurrent kernels replaces the hardware-enforced “red line” with a large number of abstraction layers enforced via formal specification and proofs. We believe this will open up a whole new dimension of research efforts toward building truly reliable, secure, and extensible system software.

Acknowledgments

We would like to acknowledge the contribution of many former and current team members on various CertiKOS-related projects at Yale, especially Tahina Ramananandro, Shu-Chun Weng, Liang Gu, Mengqi Liu, Quentin Carbonneaux, Jan Hoffmann, Hernán Vanzetto, Bryan Ford, Haozhong Zhang, and Yu Guo. We thank Xupeng Li, John Zhuang Hui, Xuguang Patrick Dai, members of the VeriGu lab at Columbia, and anonymous referees for helpful comments and suggestions that improved this research and the implemented tools. This research is based on the work supported in part by NSF grants 1065451, 1521523, and the implemented tools. This research is based on the former and current team members on various CertiKOS-efforts toward building truly reliable, secure, and extensible system software.

References


Copyright held by authors/owners. Publication rights licensed to ACM.