# Modular Verification of Concurrent Assembly Code with Dynamic Thread Creation and Termination

Xinyu Feng and Zhong Shao

Department of Computer Science, Yale University New Haven, CT 06520-8285, U.S.A. {feng, shao}@cs.yale.edu

# Abstract

Proof-carrying code (PCC) is a general framework that can, in principle, verify safety properties of arbitrary machine-language programs. Existing PCC systems and typed assembly languages, however, can only handle sequential programs. This severely limits their applicability since many real-world systems use some form of concurrency in their core software. Recently Yu and Shao proposed a logic-based "type" system for verifying concurrent assembly programs. Their thread model, however, is rather restrictive in that no threads can be created or terminated dynamically and no sharing of code is allowed between threads. In this paper, we present a new formal framework for verifying general multi-threaded assembly code with unbounded dynamic thread creation and termination as well as sharing of code between threads. We adapt and generalize the rely-guarantee methodology to the assembly level and show how to specify the semantics of thread "fork" with argument passing. In particular, we allow threads to have different assumptions and guarantees at different stages of their lifetime so they can coexist with the dynamically changing thread environment. Our work provides a foundation for certifying realistic multi-threaded programs and makes an important advance toward generating proofcarrying concurrent code.

*Categories and Subject Descriptors* F.3.1 [*Logics and Meanings of Programs*]: Specifying and Verifying and Reasoning about Programs; D.2.4 [*Software Engineering*]: Software/Program Verification — correctness proofs, formal methods; D.3.1 [*Programming Languages*]: Formal Definitions and Theory—semantics; D.4.5 [*Operating Systems*]: Reliability—verification

General Terms Languages, Verification

*Keywords* Concurrency Verification, Proof-Carrying Code, Rely-Guarantee, Dynamic Thread Creation

# 1. Introduction

Proof-carrying code (PCC) [28] is a general framework that can, in principle, verify safety properties of arbitrary machine-language programs. Existing PCC systems [29, 6, 2] and typed assembly languages (TAL) [27, 26], however, can only handle *sequential* programs. This severely limits their applicability since most real-world

ICFP'05 September 26–28, 2005, Tallinn, Estonia.

Copyright © 2005 ACM 1-59593-064-7/05/0009...\$5.00.

systems use some form of concurrency in their core software. Certifying low-level concurrent programs is an important task because it helps increase the reliability of software infrastructure and is crucial for scaling the PCC and TAL technologies to realistic systems.

As an important first step, Yu and Shao [42]—at last year's ICFP—proposed a certified formal framework (known as CCAP) for specifying and reasoning about general properties of concurrent programs at the assembly level. They applied the "invariance proof" technique for verifying general safety properties and the rely-guarantee methodology [23] for decomposition. They introduced a notion of "local guarantee" for supporting thread-modular verification even inside the middle of an atomic instruction sequence. Their thread model, however, is rather restrictive in that no threads can be created or terminated dynamically and no sharing of code is allowed between threads; both of these features are widely supported and used in mainstream programming languages such as C, Java, and Concurrent ML [34].

Certifying dynamic thread creation and termination turns out to be a much harder problem than we had originally anticipated [42]. Dynamic thread creation and termination imply a changing thread *environment* (*i.e.*, the collection of all live threads in the system other than the thread under concern). Such dynamic environment cannot be tracked during static verification, yet we still must somehow reason about it. For example, we must ensure that a newly created thread does not interfere with existing live threads, but at the same time we do not want to enforce non-interference for threads that have no overlap in their lifetime. Using one copy of code to create multiple threads also complicates program specification.

Existing work on the verification of concurrent programs almost exclusively uses high-level calculi (e.g., CSP [21], CCS [25], TLA [24]). Also, existing work on the rely-guarantee methodology for shared-memory concurrency only supports properly nested concurrent code in the form of cobegin  $P_1 \parallel \ldots \parallel P_n$  coend (which is a language construct for parallel composition where code blocks  $P_1$ ,  $\ldots$ ,  $P_n$  execute in parallel and all terminate at the coend point). They do not support dynamic thread creation and termination.

Modularity is also needed to make verification scale. Existing work on the rely-guarantee methodology supports thread modularity, *i.e.*, different threads can be verified separately without looking into other threads' code. However, they do not support code reuse very well. In CCAP, if a procedure is called in more than one thread, it must be verified multiple times using different specifications, one for each calling thread. We want a procedure to be specified and verified once so it can be reused for different threads.

In this paper, we propose a new framework for supporting <u>certified multi-threaded assembly programming (CMAP)</u>. CMAP is based on a realistic abstract machine which supports dynamic thread creation with argument passing (the "fork" operation) as well as termination (the "exit" operation). Thread "join" can also be

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

implemented in our language using synchronization. Our approach builds on previous work on type systems and program verification but makes the following important new contributions:

- The "fork/join" thread model is more general than "cobegin/coend" in that it supports unbounded dynamic thread creation, which poses new challenges for verification. To our knowledge, our work is the first to successfully apply the relyguarantee method to verify concurrent programs with dynamic thread creation and termination. Our CMAP framework provides a foundation for certifying realistic multi-threaded programs and makes an important step toward generating concurrent certified code.
- The presence of dynamic threads makes it impossible to track the actual live threads during verification. This poses great challenge in enforcing the rely-guarantee condition. To solve this, we collect all dynamic threads into a single *environment* (*i.e.*, the dynamic thread queue) and reason about the environment's assumption and guarantee requirements as a whole. Although the dynamic thread queue cannot be tracked statically, we can update and approximate the environment's assumption and guarantee at each program point. In fact, we can unify the concepts of the current running thread's assumption/guarantee with its environment's guarantee/assumption. As we will demonstrate in Sections 3 and 4, making this work in a formal framework (*i.e.*, CMAP) is not trivial and it constitutes our main technical contribution.
- To ensure that the dynamic thread environment is well-formed, we enforce the invariant that the active threads in the system never interfere with each other. We maintain this invariant by following the approach used for type checking the dynamic data heap [27]. By combining the type-based proof techniques with the rely-guarantee based reasoning, we get a simple, extensible, and expressive framework for reasoning about the flexible "fork/join" thread model.
- We allow one copy of thread code to be activated multiple times at different places. Different "incarnations" may have different behavior, depending on the value of the thread argument. This allows us to support unbounded thread creation.
- We show how to maintain thread-modular reasoning even in the presence of dynamic thread creation and termination. Unlike CCAP, we allow each code segment to be specified independently of threads. Our work provides great support for code-and verification sharing between threads.
- We have also solved some practical issues such as thread argument passing and the saving and restoring of thread-private data at context switches. These issues are important for realistic multi-threaded programming but as far as we know have never been discussed in existing work.

We have developed CMAP and proved its soundness using the Coq proof assistant [37]. The implementation in Coq is available for download [10]. Our work makes an important advance toward building a complete PCC system for multi-threaded programs. Without formal systems such as CMAP, we cannot formally reason about concurrent assembly code. Still, more work must be done before we can construct a fully practical system. For example, a highly desirable goal is a high-level language with concise human-readable annotations that can be automatically compiled into CMAP programs and proofs. We leave this as future work.

In the rest of this paper, we first give an overview of the relyguarantee-based reasoning and a detailed explanation of the key challenges in verifying multi-threaded assembly code (Section 2). We then give an informal description of our approach to address these problems in Section 3, and present our work on CMAP with




Figure 1. Rely-guarantee-based reasoning




Figure 2. R-G in a non-preemptive setting

formal semantics in Section 4. We use a few examples to illustrate CMAP-based program verification in Section 5. Finally we discuss related work and conclude.

# 2. Background and Challenges

#### 2.1 Rely-Guarantee-Based Reasoning

The rely-guarantee (R-G) proof method [23] is one of the beststudied approaches to the compositional verification of sharedmemory concurrent programs. Under the R-G paradigm, every thread is associated with a pair (A, G), with the meaning that if the environment (*i.e.*, the collection of all of the rest threads) satisfies the assumption A, the thread will meet its guarantee G to the environment. In the shared-memory model, the assumption A of a thread describes what atomic transitions may be performed by other threads, while the guarantee G of a thread must hold on every atomic transition of the thread. They are typically modeled as predicates on a pair of states, which are often called *actions*.

For instance, in Figure 1 we have two interleaving threads  $T_1$  and  $T_2$ .  $T_1$ 's assumption  $A_1$  adds constraints on the transition  $(S_0, S_1)$  made by the environment  $(T_2$  in this case), while  $G_1$  describes the transition  $(S_1, S_2)$ , assuming the environment's transition satisfies  $A_1$ . Similarly  $A_2$  describes  $(S_1, S_2)$  and  $G_2$  describes  $(S_0, S_1)$ .

We need two steps to reason about a concurrent program consisting of  $T_1$  and  $T_2$ . First, we check that there is no interference between threads, i.e., that each thread's assumption can be satisfied by its environment. In our example, non-interference is satisfied as long as  $G_1 \Rightarrow A_2$  (a shorthand for  $\forall S, S'.G_1(S, S') \Rightarrow$  $A_2(S, S')$ ), and  $G_2 \Rightarrow A_1$ . Second, we check that  $T_1$  and  $T_2$  do not lie, that is, they satisfy their guarantee as long as their assumption is satisfied. As we can see, the first step only uses the specification of each thread, while the second step can be carried out independently without looking at other threads' code. This is how the R-G paradigm achieves thread-modularity.

# 2.2 R-G in Non-Preemptive Thread Model

CMAP adopts a non-preemptive thread model, in which threads yield control voluntarily with a yield instruction, as shown in Figure 2. The preemptive model can be regarded as a special case of




Figure 3. Loop: high-level program

the non-preemptive one, in which an explicit yield is used at every program point. Also, on real machines, programs might run in both preemptive and non-preemptive settings: preemption is usually implemented using interrupts; a program can disable the interrupt to get into non-preemptive setting.

An "atomic" transition in a non-preemptive setting then corresponds to a sequence of instructions between two yields. For instance, in Figure 2 the state pair  $(S_2, S'_2)$  corresponds to an atomic transition of thread  $T_1$ . A difficulty in modeling concurrency in such a setting is that the effect of an "atomic" transition cannot be completely captured until the end. For example, in Figure 2, the transition  $(S_1, S'_1)$  should satisfy  $G_2$ . But when we reach the intermediate state S, we have no idea of what the whole transition (*i.e.*,  $(S_1, S_1')$ ) will be. At this point, neither  $(S_1, S)$  nor  $(S, S_1')$  need satisfy  $G_2$ . Instead, it may rely on the remaining commands (the commands between comm and yield, including comm) to complete an adequate state transition. In CCAP [42], a "local guarantee" g is introduced for every program point to capture further state changes that must be made by the following commands before it is safe for the current thread to yield control. For instance, the local guarantee g attached to comm in Figure 2 describes the transition  $(S, S'_1).$ 

#### 2.3 Challenges for Dynamic Thread Creation

To prove safety properties of multi-threaded programs, the key problem is to enforce the invariant that *all executing threads must not interfere with each other*. As mentioned in Section 2.1, threads *do not interfere* (or they satisfy the *non-interference* or *interference-free* property) only if each thread's assumption is implied by the guarantee of all other threads<sup>1</sup>. For languages that do not support dynamic thread creation, the code for each thread corresponds to exactly one executing thread. Using the rely-guarantee method, we can assign an assumption and guarantee to each thread code and enforce non-interference by checking all of these assumptions and guarantees, as is done in [42] and [13]. However, the following example shows that this simple approach cannot support dynamic thread creation and and multiple "incarnation" of the thread code.

In Figure 3, the high-level pseudo code (using C-like syntax) shows the code for (two versions of) a main thread and child threads. The main thread initializes 100 pieces of data using some function f, and distributes them to 100 child threads that will work on their own data (by applying a function g) in parallel. The fork function creates a child thread that will execute the function pointed




Figure 4. Interleaving of threads

to by the first argument. The second argument of fork is passed to the function as argument. The thread main1 does this in sequential code while main2 uses code with a loop. We assume that the high level code runs in preemptive mode. In other words, there is an implicit yield at any program point.

It is easy to see that both versions are "well-behaved" as long as the function g has no side effects, and all other threads in the rest of the system do not update the array of data. However, the simple approach used in [42] and [13] even cannot provide a specification for such trivial code.

1. Figure 4 (a) illustrates the execution of main1 (time goes downwards). When doing data initialization (at stage A-B, meaning from point A to point B), the main thread needs to assume that no other threads in the environment (say,  $T_2$ ) can change the array of data. However, the composition of the main thread's environment changes after a child thread is created. The assumption used at A-B is no longer appropriate for this new environment since the first child thread will write to data[0]. And the environment will keep changing with the execution of the main thread. How can we specify the main1 thread to support such a dynamic thread environment?

One possible approach is that the main thread relaxes its assumption to make exceptions for its child threads. However, it is hard to specify the parent-child relationship. Another approach is to use something like the program counter in the assumption and guarantee to indicate the phase of computation. This means the specification of the main thread is sensitive to the implementation. Also the program structure of the main thread has to be exposed to the specification of the child threads, which compromises modularity. The worst thing is that this approach simply won't work for the version main2.

- 2. Since multiple child threads are created, we must make sure that there is no interference between these children. It is easy for the above example since we can let the assumption and guarantee of the chld code be parameterized by its argument, and require  $G_i \Rightarrow A_j$  given  $i \neq j$ . However, this approach cannot be generalized for threads that have dummy arguments and their behavior does not depend on their arguments at all. In this case  $G_i \equiv G_j$  and  $A_i \equiv A_j$  for any i and j. Then requiring  $G_i \Rightarrow A_j$  is equivalent to requiring  $G_i \Rightarrow A_i$ , which cannot be true in general, given the meaning of assumptions and guarantees described in section 2.1. Do we need to distinguish these two kinds of threads and treat them differently? And how do we distinguish them?
- 3. Another issue introduced by dynamic thread creation, but not shown in this example program, is that the lifetimes of some threads may not overlap. In the case shown in Figure 4 (b), the lifetimes of  $T_2$  and  $T_3$  do not overlap and we should not statically enforce non-interference between them. Again, how can we specify and check the interleaving of threads, which can be as complex as shown in Figure 4 (c)?

<sup>&</sup>lt;sup>1</sup> We will formalize the Non-Interference property in Section 4.4.

In the next section we'll show how these issues are resolved in our development of CMAP.

# 3. Our Approach

In the rest of this paper, to distinguish the executing thread and the thread code, we call the dynamically running thread the "dynamic thread" and the thread code the "static thread". In Figure 3 the function chld is the static child thread, from which 100 dynamic child threads are activated.

As explained in Section 2.3, the approach that requiring noninterference of static threads is too rigid to support dynamic thread creation. Our approach, instead, enforces the thread noninterference in a "lazy" way. We maintain a dynamic thread queue which contains all of the active threads in the system. When a new thread is created, it is added to the dynamic thread queue. A thread is removed from the queue when its execution terminates. We also require that, when specifying the program, each static thread be assigned an assumption/guarantee pair. However, we do not check for non-interference between static thread specifications. Instead, each dynamic thread is also assigned an assumption and guarantee at the time of creation, which is an instantiation of the corresponding static thread specification with the thread argument. We require that dynamic threads do not interfere with each other, which can be checked by inspecting their specifications.

Our approach is very flexible in that each dynamic thread does not have to stick to one specification during its lifetime. When its environment changes, its specification can be changed accordingly. As long as the new specification does not introduce interference with other existing dynamic threads, and the subsequent behavior of this thread satisfies the new specification, the whole system is still interference-free. In this way, we can deal with the changing environment resulting from dynamic thread creation and termination. Problem 1 in Section 2.3 can be solved now.

If the lifetimes of two threads do not overlap they will not show up in the system at the same time. Therefore we do not need to check for interference at all. Also, since each dynamic thread has its own specification, we no longer care about the specification of the corresponding static thread. Therefor problems 2 and 3 shown in Section 2.3 are no longer an issue in our approach.

## 3.1 Typing The Dynamic Thread Queue

We define the dynamic thread queue  $\mathbb{Q}$  as a set of thread identifiers  $t_i$ , and the assignment  $\Theta$  of assumption/guarantee pairs to dynamic threads as a partial mapping from  $t_i$  to  $(A_i, G_i)^2$ . The queue  $\mathbb{Q}$  is "well-typed" with regard to  $\Theta$  if:

- $\mathbb{Q} = dom(\Theta)$ , where  $dom(\Theta)$  is the domain of  $\Theta$ ;
- threads in  $\mathbb{Q}$  do not interfere, *i.e.*,  $\forall t_i, t_j.t_i \neq t_j \Rightarrow (G_i \Rightarrow A_j)$ ; and
- each dynamic thread t<sub>i</sub> is "well-behaved" with regard to  $(A_i, G_i)$ , *i.e.*, if  $A_i$  is satisfied by the environment, t<sub>i</sub>'s execution does not get stuck and satisfies  $G_i$ .

Therefore, the invariant we need to maintain is that during the execution of the program, for the queue  $\mathbb{Q}$  at each step there exists a  $\Theta$  such that  $\mathbb{Q}$  is well-typed with regard to  $\Theta$ . In fact, we do not require  $\Theta$  to be part of the program specification. We only need to ensure that there *exists* such a  $\Theta$  at each step, which may be changing.

The content of the thread queue keeps changing, so how can we track the set of threads in the queue by a static inspection of the program? Here we follow the approach used for type-checking the

dynamic data heap [27], which is dynamically updated by the store instruction and extended by the alloc instruction. We can ensure our invariant holds as long as the following conditions are satisfied:

- At the initial state (when the program starts to run) we can find a Θ to type-check the initial Q. Usually the initial Q only contains the main thread, which will start to execute its first instruction, so we can simply assign the assumption/guarantee in the specification of the static main thread to the dynamic main thread.
- For each instruction in the program, assume that before the execution of the instruction there is a Θ such that Q is well typed. Then as long as certain constraints are satisfied to execute the instruction, there must exist a Θ' that can type check the resulting Q'. For most instructions which do not change the content of the thread queue, this condition can be trivially satisfied. We are only interested in the "fork" and "exit" operation which will change the content of Q.

For the "exit" instruction, the second condition can also be satisfied by the following lemma which can be trivially proven.

## Lemma 3.1 (Thread Deletion)

If  $\mathbb{Q}$  is well-typed with regard to  $\Theta$ , then for all  $t \in \mathbb{Q}$  we know  $\mathbb{Q} \setminus \{t\}$  is well-typed with regard to  $\Theta \setminus \{t\}$ .

For the "fork" instruction, things are trickier. We need to ensure that the new child thread does not interfere with threads in the parent thread's environment. We also require that the parent thread does not interfere with the child thread. The following lemma ensures the first requirement.

## Lemma 3.2 (Queue Extension I)

Suppose  $\mathbb Q$  is well-typed with regard to  $\Theta$  and the current executing thread is t. If

- $\Theta(t) = (A, G);$
- a new thread t' is created by t;
- (A', G') is the instantiation of the corresponding static thread specification by the thread argument;
- $A \Rightarrow A'$  and  $G' \Rightarrow G;$

then  $\mathbb{Q}' \cup \{t'\}$  is well-typed with regard to  $\Theta'\{t' \rightsquigarrow (A', G')\}$ , where  $\mathbb{Q}' = \mathbb{Q} \setminus \{t\}$  and  $\Theta' = \Theta \setminus \{t\}$ .

Here  $\mathbb{Q}'$  is the environment of the current thread t. Since t does not interfere with its environment (because  $\mathbb{Q}$  is well-typed), we know that its assumption A is an approximation of what the environment can guarantee ( $G_e$ ), and similarly that G is an approximation of the environment's assumption ( $A_e$ ). By this interpretation, we can unify the concepts of the current running thread's assumption/guarantee with its environment's guarantee/assumption. To ensure the new thread t' does not interfere with t's environment, we need  $G' \Rightarrow A_e$  and  $G_e \Rightarrow A'$ , which can be derived from  $G' \Rightarrow G$ and  $A \Rightarrow A'$ .

Still, we need to ensure that thread t does not interfere with t'. As mentioned above, A and G are approximations of  $G_e$  and  $A_e$ , respectively. Since the environment is extended with the child thread, the guarantee  $G'_e$  for the new environment is  $G_e \vee G'$  and the assumption for the new environment  $A'_e$  is  $A_e \wedge A'$ . We want to change A and G correspondingly to reflect the environment change. First, the following lemma says that the specification of a dynamic thread can be changed during its lifetime.

#### Lemma 3.3 (Queue Update)

Suppose  $\mathbb{Q}$  is well-typed with regard to  $\Theta$  and that the current executing thread is t. If

 $<sup>^2</sup>$  This is a temporary formulation to illustrate our basic idea. We will use different definitions in our formal development of CMAP in Section 4.

- $\Theta(t) = (A, G);$
- $G'' \Rightarrow G$  and  $A \Rightarrow A'';$

• the subsequent behavior of the current thread satisfies  $(A^{\prime\prime},G^{\prime\prime});$ 

then  $\mathbb{Q}$  is well-typed with regard to  $\Theta\{t \rightsquigarrow (A'', G'')\}$ .

Now we can change the specification of the parent thread t to let it reflect the change of the environment.

# Lemma 3.4 (Queue Extension II)

Suppose  $\mathbb{Q}$  is well-typed with regard to  $\Theta$  and the current executing thread is t. If

- $\Theta(t) = (A, G);$
- a new thread t' is created by t;
- (A', G') is the instantiation of the corresponding static thread specification by the thread argument;
- $(A \Rightarrow A') \land (G' \Rightarrow G);$
- the remainder behavior of the thread t also satisfies  $(A \lor G', G \land A')$ ;

then  $\mathbb{Q} \cup \{t'\}$  is well-typed with regard to  $\Theta\{t' \rightsquigarrow (A', G'), t \rightsquigarrow (A \lor G', G \land A')\}.$ 

If t later creates another thread t", because the specification of t already reflects the existence of t', by Lemma 3.2 we know that t" will not interfere with t' as long as its specification satisfies the constraints. Therefore we do not need to explicitly check that t' and t" are activated from the same static thread or that multiple activations of a static thread do not interfere with each other.

These lemmas are used to prove the soundness of CMAP. They are somewhat similar to the heap update and heap extension lemmas used in TAL's soundness proof [27]. People familiar with the traditional rely-guarantee method may feel this is nothing but the parallel composition rule used to support nested **cobegin/coend**. However, by combining the invariant-based proof technique used by type systems and the traditional rely-guarantee method, we can now verify multi-threaded assembly program with a more flexible program structure than the **cobegin/coend** structure. In particular, programs which are not properly nested, as shown in Figure 4(c) and the main2 program in Figure 3, can be supported in our system. This is one of the most important contributions of this paper.

#### 3.2 Parameterized Assumption/Guarantee

The assumptions and guarantees are interfaces between threads, which should only talk about shared resources. As we allow multiple activations of static threads, the behavior of a dynamic thread may depend on its arguments, which is the thread's private data. Therefore, to specify a static thread, the assumption and guarantee need to be parameterized over the thread argument.

In our thread model, the flat memory space is shared by all threads, and as in most operating systems, the register file is saved at the moment of context switch. Therefore the register file is thread-private data. The thread argument is stored in a dedicated register.

Rather than letting the assumption and guarantee be parameterized over the thread argument, we let them be parameterized over the whole register file. This makes our specification language very expressive. For instance, we allow the dynamic thread to change its specification during its lifetime to reflect change in the environment. If the thread has private data that tracks the composition of the environment, and its specification is parameterized by such data, then its specification automatically changes with the change of the data, which in turn results from the change of the thread environment. This is the key technique we use to support unbounded dynamic thread creation, as shown in the program main2 in Figure 3.




Figure 5. Code sharing between different threads

# 3.3 Support of Modular Verification

The rely-guarantee method supports thread modularity well, *i.e.*, code of one thread can be verified independently without inspecting other threads' code. However, it does not have good support for code reuse. In CCAP, each thread has its own code heap and there is no sharing of code between threads. As Figure 5(a) shows, if an instruction sequence is used by multiple threads, it has multiple copies in different threads' code heaps, each copy verified with regard to the specifications of these threads.

Based on the rely-guarantee method, the thread modularity is also supported in our system. In addition, using our "lazy" checking of thread non-interference, and by the queue update lemma, we can allow instruction sequences to be specified independently of their calling thread, thus achieving better modularity.

As shown in Figure 5(b), we assign an assumption/guarantee pair to the specification of each instruction sequence, and require the instruction sequence be well-behaved with regard to its own assumption/guarantee. Similar to threads, the instruction sequence is well-behaved if, when it is executed by a dynamic thread, its execution is safe and satisfies its guarantee, as long as other dynamic threads in the environment satisfy the assumption. The instruction sequence only needs to be verified once with respect to its own specification, and can be executed by different threads as long as certain constraints are satisfied.

Intuitively, it is safe for a dynamic thread t with specification  $(A_i, G_i)$  to execute the instruction sequence labeled by f as long as executing it does not require a stronger assumption than  $A_i$ , nor does it violate the guarantee  $G_i$ . Therefore, if the specification of f is (A, G), t can call f as long as  $A_i \Rightarrow A$  and  $G \Rightarrow G_i$ . The intuition is backed up by our queue update lemma.

# 4. CMAP

The language CMAP is based on an "untyped" low-level abstract machine supporting multi-threaded programs with dynamic thread creation and argument passing. The "type" system of CMAP uses the calculus of inductive constructions (CiC) [32] to essentially support reasoning in higher-order predicate logic.

#### 4.1 The Abstract Machine

Figure 6 shows the definition of our abstract machine.

A CMAP program (corresponding to a complete machine state) is made up of an updatable state  $\mathbb{S}$  (which is made up of the shared memory  $\mathbb{M}$  and the register file  $\mathbb{R}$ ), a dynamic thread queue  $\mathbb{Q}$ , two shared code heaps  $\mathbb{C}$  (for basic code blocks) and  $\mathbb{T}$  (for thread entries), and the current instruction sequence  $\mathbb{I}$  of the currently executing thread. Here  $\mathbb{C}$  and  $\mathbb{T}$  can be merged, but conceptually it is cleaner to have them separated because the specification of  $\mathbb{T}$  and is different from that of  $\mathbb{C}$  (See Section 4.3: for  $\mathbb{T}$  we do not need to specify a local guarantee). Memory is a partial mapping from

$((\mathbb{M},\mathbb{R}),\mathbb{Q},\mathbb{T},\mathbb{C},\mathbb{I})\longmapsto\mathbb{P}$		
if $\mathbb{I} =$	then $\mathbb{P} =$	
fork h, r; $\mathbb{I}''$	$((\mathbb{M},\mathbb{R}),\mathbb{Q}\{t\rightsquigarrow (\mathbb{R}',\mathbb{I}')\},\mathbb{T},\mathbb{C},\mathbb{I}'')$	
	where $\mathbb{I}' = \mathbb{T}(h), t \notin dom(\mathbb{Q}), t \neq \mathbb{R}(rt), and \mathbb{R}' = \{r_0 \rightsquigarrow \neg, \ldots, r_{15} \rightsquigarrow \neg, rt \rightsquigarrow t, ra \rightsquigarrow \mathbb{R}(r)\}$	
yield; $\mathbb{I}''$	$((\mathbb{M},\mathbb{R}'),(\mathbb{Q}\{\mathbb{R}(rt)\rightsquigarrow(\mathbb{R},\mathbb{I}'')\})\setminus\{t\},\mathbb{T},\mathbb{C},\mathbb{I}')$	
	where $t \in dom(\mathbb{Q})$ and $(\mathbb{R}', \mathbb{I}') = \mathbb{Q}(t)$ or $t = \mathbb{R}(rt)$ and $(\mathbb{R}', \mathbb{I}') = (\mathbb{R}, \mathbb{I}'')$	
exit	$((\mathbb{M},\mathbb{R}'),\mathbb{Q}\setminus\{t\},\mathbb{T},\mathbb{C},\mathbb{I}')$ where $t\in dom(\mathbb{Q})$ and $(\mathbb{R}',\mathbb{I}')=\mathbb{Q}(t)$	
jd f	$((\mathbb{M},\mathbb{R}),\mathbb{Q},\mathbb{T},\mathbb{C},\mathbb{I}') \qquad  ext{ where } \mathbb{I}'=\mathbb{C}(\mathtt{f})$	
$bgt\mathtt{r}_s,\mathtt{r}_t,\mathtt{f};\mathbb{I}''$	$((\mathbb{M},\mathbb{R}),\mathbb{Q},\mathbb{T},\mathbb{C},\mathbb{I}'')$ if $\mathbb{R}(r_s) \leq \mathbb{R}(r_t),$	
	$((\mathbb{M}, \mathbb{R}), \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I}')$ otherwise, where $\mathbb{I}' = \mathbb{C}(f)$	
$beq\mathtt{r}_s,\mathtt{r}_t,\mathtt{f};\mathbb{I}''$	$((\mathbb{M},\mathbb{R}),\mathbb{Q},\mathbb{T},\mathbb{C},\mathbb{I}'')$ if $\mathbb{R}(r_s) \neq \mathbb{R}(r_t),$	
	$((\mathbb{M}, \mathbb{R}), \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I}')$ otherwise, where $\mathbb{I}' = \mathbb{C}(f)$	
$c; \mathbb{I}''$ for remaining	$(Next(c,(\mathbb{M},\mathbb{R})),\mathbb{Q},\mathbb{T},\mathbb{C},\mathbb{I}')$	
cases of c		

Figure 8. Operational semantics of CMAP

(Program)	$\mathbb{P}$	$::=(\mathbb{S},\mathbb{Q},\mathbb{T},\mathbb{C},\mathbb{I})$
(State)	S	$::=(\mathbb{M},\mathbb{R})$
(Memory)	$\mathbb{M}$	$::= \{1 \rightarrow w\}^*$
(RegFile)	$\mathbb{R}$	$::= \{r \rightsquigarrow w\}^*$
(Register)	r	$::= r_0   r_1   \dots   r_{15}   rt   ra$
(CdHeap)	$\mathbb{C}$	$::= \{f \rightsquigarrow \mathbb{I}\}^*$
(Labels)	f,1	::=n (nat nums)
(WordVal)	W	::=n (nat nums)
(TEntries)	Τ	$::= \{h \rightsquigarrow \mathbb{I}\}^*$
(TQueue)	$\mathbb{Q}$	$::= \{t \rightsquigarrow (\mathbb{R}, \mathbb{I})\}^*$
(THandles)	h	::=n (nat nums)
(ThrdID)	t	::=n (nat nums)
(InstrSeq)	$\mathbb{I}$	::= c; I ∣ jd f ∣ exit
(Commd)	С	::= yield   fork h, r   add r <sub>d</sub> , r <sub>s</sub> , r <sub>t</sub>   sub r <sub>d</sub> , r <sub>s</sub> , r <sub>t</sub>
		$  movi r_d, w   bgt r_s, r_t, f   beq r_s, r_t, f$
		$ \operatorname{Id} \mathtt{r}_d, \mathtt{r}_s(\mathtt{w})  \operatorname{st} \mathtt{r}_d(\mathtt{w}), \mathtt{r}_s$

Figure 6. The abstract machine

if c =	then $ ext{Next}( ext{c},(\mathbb{M},\mathbb{R})) =$
add $r_d, r_s, r_t$	$(\mathbb{M}, \mathbb{R}\{\mathtt{r}_d \rightsquigarrow \mathbb{R}(\mathtt{r}_s) + \mathbb{R}(\mathtt{r}_t)\})$
$sub\mathtt{r}_d,\mathtt{r}_s,\mathtt{r}_t$	$(\mathbb{M}, \mathbb{R}\{\mathbf{r}_d \rightsquigarrow \mathbb{R}(\mathbf{r}_s) - \mathbb{R}(\mathbf{r}_t)\})$
movir <sub>d</sub> ,w	$(\mathbb{M}, \mathbb{R}\{\mathtt{r}_d \rightsquigarrow \mathtt{w}\})$
$Id\mathtt{r}_d,\mathtt{r}_s(\mathtt{w})$	$(\mathbb{M}, \mathbb{R}\{\mathbf{r}_d \rightsquigarrow \mathbb{M}(\mathbb{R}(\mathbf{r}_s) + \mathbf{w})\})$
	where $(\mathbb{R}(\mathbf{r}_s) + \mathbf{w}) \in dom(\mathbb{M})$
$\operatorname{St} \mathtt{r}_d(\mathtt{w}), \mathtt{r}_s$	$(\mathbb{M}\{(\mathbb{R}(\mathtt{r}_d) + \mathtt{w}) \rightsquigarrow \mathbb{R}(\mathtt{r}_s)\}, \mathbb{R})$
	where $(\mathbb{R}(\mathbf{r}_d) + \mathbf{w}) \in dom(\mathbb{M})$

Figure 7. Auxiliary state update function

memory locations to word-sized values. The register file  $\mathbb{R}$  maps registers to word-sized values. In our machine, there are 16 general purpose registers ( $r_0 - r_{15}$ ) and two special registers (rt and ra) that hold the current thread id and the thread argument. Code heaps map code labels to instruction sequences, which are lists of instructions terminated by a jd or exit instruction. Code labels pointing to thread entries are also called *thread handles*.  $\mathbb{T}$  maps thread handles to thread entries (instruction sequences from which a thread starts to execute). Thread entries are also called *static threads*. The current instruction sequence  $\mathbb{I}$  plays the role of the program counter of the current executing thread.

For simplicity, we just model the queue of ready threads, which is the dynamic thread queue  $\mathbb{Q}$  that maps the dynamic thread id to an execution context of a thread. The dynamic thread id t is a natural number generated randomly at run time. The thread execution context includes the snapshot of the register file and the program point where the thread will resume its execution. Note that  $\mathbb{Q}$  does not contain the current executing thread, which is different from the dynamic thread queue used in Section 3. The instruction set of CMAP just contains the most basic and common assembly instructions. It also includes primitives fork, exit and yield to support multi-threaded programming which can be viewed as system calls to a thread library. We do not have a join instruction because thread join can be implemented using synchronization. Readers who are eager to see a CMAP program can take a quick look at Figure 10 in Section 5.1 (ignore the specifications and annotations in program for the time being), which is the CMAP implementation of programs main2 and chld shown in Figure 3.

The execution of CMAP programs is modeled as small-step transitions from one program to another, *i.e.*,  $\mathbb{P} \mapsto \mathbb{P}'$ . Figure 8 defines the program transition function.

The primitive fork creates a new thread using the static thread h, and passes the value  $\mathbb{R}(r)$  to it as the argument. The new thread will be assigned a fresh thread id and placed in the dynamic thread queue waiting for execution. The current thread continues with the subsequent instructions.

At a yield instruction, the current thread will give up the control of the machine. Its execution context is stored in  $\mathbb{Q}$ . The scheduler will pick one thread non-deterministically from the thread queue (which might be the yielding thread itself), restore its execution context, and execute it.

The exit instruction terminates the execution of the current thread and non-deterministically selects a thread from the thread queue. Here we have the implicit assumption that there is always an idle thread in the thread queue that never changes the state or terminates, ensuring that the thread queue will never be empty.

Semantics for the rest of the instructions are standard. The "next state" function defined in Figure 7 describes the effects of some instructions on the state.

#### 4.2 The Meta-Logic

To encode the specification and proofs, we use the calculus of inductive constructions (CiC) [37, 32], which is an extension of the calculus of constructions (CC) [7] with inductive definitions. CC corresponds to Church's higher-order predicate logic via the Curry-Howard isomorphism.

CiC has been shown strongly normalizing [38], hence the corresponding logic is consistent. It is supported by the Coq proof assistant [37], which we have used to implement CMAP.

In the remainder of this paper, we will mainly use the more familiar mathematical and logical notations, instead of strict CiC or Coq representation. We use *Prop* to denote the type of all propositions. No knowledge of CiC and Coq is required to understand them.

#### 4.3 Program Specifications

The verification constructs of CMAP are defined in Figure 9. The program specification  $\Phi$  is a global invariant (*Inv*), a static thread

(ProgSpec) (ThrdSpec) (ThrdType) (CdHpSpec) (ActTSpec)	$\begin{split} \Phi & ::= (\mathit{Inv}, \Delta, \Psi) \\ \Delta & ::= \{h \rightsquigarrow \theta\}^* \\ \theta & ::= (p, \mathbb{A}, \mathbb{G}) \\ \Psi & ::= \{f \rightsquigarrow (p, g, \mathbb{A}, \mathbb{G})\}^* \\ \Theta & ::= \{t \rightsquigarrow (p, \mathbb{A}, \mathbb{G})\}^* \end{split}$
(Invariant) (Assertion) (Assumption) (Guarantee)	$\begin{array}{llllllllllllllllllllllllllllllllllll$

Figure 9. Verification constructs of CMAP

specification  $\Delta$ , and a code heap specification  $\Psi$ . The invariant *Inv* is a programmer specified predicate, which implies a safety property of concern. It must hold throughout the execution of the program. The static thread specification  $\Delta$  contains a specification  $\theta$  for each static thread in  $\mathbb{T}$ . Each  $\theta$  contains a precondition p to invoke this thread, and an assumption  $\mathbb{A}$  and guarantee  $\mathbb{G}$  for this thread with regard to the environment at its creation time.

A code heap specification  $\Psi$  assigns a quadruple (p, g, A, G) to each instruction sequence. The assertion p is the precondition to execute the code sequence. The local guarantee g, as introduced in Section 2.2, describes a valid state transition – it is safe for the current thread to yield control only after making a state transition described by g. As explained in Section 3.3,, we assign a pair of A and G to each instruction sequence as part of its specification. The instruction sequence can be verified with regard to its own specification without knowing which thread executes it. Here the A and G reflect knowledge of the dynamic thread environment at the time the instruction sequence is executed.

The global invariant *Inv* is a CiC term of type  $Mem \rightarrow Prop$ , *i.e.*, a predicate over memory. *Inv* does not specify the register file, which contains thread-private data and keeps changing. In contrast to *Inv*, assertions (p) are predicates over the whole state. Assumptions and guarantees (*e.g.*, A, G and g) are CiC terms with type *RegFile*  $\rightarrow Mem \rightarrow Mem \rightarrow Prop$ , which means predicates over a register file and two instances of memory. Assumptions and guarantees specify the behavior of threads by describing the change of shared memory. As mentioned in Section 3.2, they are parameterized over the register file, which contains the private data of threads.

We also define the specification  $\Theta$  of active threads in the thread queue  $\mathbb{Q}$ . Within  $\Theta$ , each triple  $(p, \mathbb{A}, \mathbb{G})$  describes a dynamic thread at its yield point (or at the beginning if it has just forked). The assertion p gives the constraint of the state when the thread gets control back to execute its remaining instructions. The assumption and guarantee used by the thread at the yield point are given by  $\mathbb{A}$ and  $\mathbb{G}$ . As we said in Section 3.1, the  $\mathbb{A}$  and  $\mathbb{G}$  of each dynamic thread may change during the lifetime of the thread. Notice that  $\Theta$  is not part of the program specification. It is used only in the soundness proof.

## 4.4 Inference Rules

We use the following judgement forms to define the inference rules:

$\Phi; \Theta; (p, g, \mathbb{A}, \mathbb{G}) \vdash \mathbb{P}$	(well-formed program)
$\Phi; \Theta; (g, \mathbb{S}) \vdash \mathbb{Q}$	(well-formed dynamic threads)
$\Phi \vdash \mathbb{T}$	(well-formed static threads)
$\Phi \vdash \mathbb{C}$	(well-formed code heap)
$\Phi$ ; (p, g, A, G) $\vdash \mathbb{I}$	(well-formed instr. sequence)

Before introducing the inference rules, we first define some shorthands in Table 1 to simplify our presentation.

*Well-formed programs.* The PROG rule shows the invariants that need to be maintained during program transitions.

Representation	Defi nition
S(r)	$\mathbb{R}(r)$ where $\mathbb{S}=(\mathbb{M},\mathbb{R})$
$Inv \wedge p$	$\lambda(\mathbb{M},\mathbb{R}).$ Inv $\mathbb{M}\wedge p(\mathbb{M},\mathbb{R})$
gSM′	g $\mathbb{R} \mathbb{M} \mathbb{M}'$ , where $\mathbb{S} = (\mathbb{M}, \mathbb{R})$
A S M', G S M'	similar to g $\mathbb{S} \mathbb{M}'$
poc	$\lambda \mathbb{S}.p(\texttt{Next}(\texttt{c},\mathbb{S}))$
goc	$\lambda \mathbb{S}. \lambda \mathbb{M}'. g (\operatorname{Next}(c, \mathbb{S})) \mathbb{M}'$
A∘c, G∘c	similar to $g \circ c$
$p \Rightarrow p'$	$\forall \mathbb{S}. \mathbf{p} \ \mathbb{S} \Rightarrow \mathbf{p}' \ \mathbb{S}$
$p \Rightarrow g$	$\forall \mathbb{R}, \mathbb{M}.p \ (\mathbb{M}, \mathbb{R}) \Rightarrow g \ \mathbb{R} \ \mathbb{M} \ \mathbb{M}$
$p \Rightarrow g \Rightarrow g'$	$\forall \mathbb{S}, \mathbb{M}'. p \ \mathbb{S} \Rightarrow g \ \mathbb{S} \ \mathbb{M}' \Rightarrow g' \ \mathbb{S} \ \mathbb{M}'$
$\mathbb{A} \Rightarrow \mathbb{A}'$	$\forall \mathbb{R}, \mathbb{M}, \mathbb{M}'.\mathbb{A} \ \mathbb{R} \ \mathbb{M} \ \mathbb{M}' \Rightarrow \mathbb{A}' \ \mathbb{R} \ \mathbb{M} \ \mathbb{M}'$
$\mathbb{G} \Rightarrow \mathbb{G}'$	$\forall \mathbb{R}, \mathbb{M}, \mathbb{M}'.\mathbb{G} \ \mathbb{R} \ \mathbb{M} \ \mathbb{M}' \Rightarrow \mathbb{G}' \ \mathbb{R} \ \mathbb{M} \ \mathbb{M}'$
$p \stackrel{\mathbb{R}}{\Longrightarrow} g \stackrel{\mathbb{R}'}{\Longrightarrow} p'$	$\forall \mathbb{M}, \mathbb{M}'. \texttt{p} \ (\mathbb{M}, \mathbb{R}) \Rightarrow \texttt{g} \ \mathbb{R} \ \mathbb{M} \ \mathbb{M}' \Rightarrow \texttt{p} \ (\mathbb{M}', \mathbb{R}')$
$(\mathit{Inv}, \texttt{p} \circlearrowleft \mathbb{A}, \mathbb{R})$	$(Inv \land p) \stackrel{\mathbb{R}}{\Longrightarrow} \mathbb{A} \stackrel{\mathbb{R}}{\Longrightarrow} p$

Table 1. Assertion definitions and syntactic sugar

$(Inv, \Delta, \Psi) = \Phi$	$(\mathbb{M},\mathbb{R})=\mathbb{S}$ $t=\mathbb{R}(rt)$		
$\Phi \vdash \mathbb{T}  \Phi \vdash \mathbb{C}$	$(Inv \land p) \mathbb{S}  \Phi; (p, g, \mathbb{A}, \mathbb{G}) \vdash \mathbb{I}$		
$\Phi;\Theta;(g,\mathbb{S})\vdash\mathbb{Q}$	$\frac{(mv \land p) }{\mathrm{NI}(\Theta\{t \rightsquigarrow (p, \mathbb{A}, \mathbb{G})\}, \mathbb{Q}\{t \rightsquigarrow (\mathbb{R}, \mathbb{I})\})}$	(PPOG)	
$\Phi; \Theta; (p, g, \mathbb{A}, \mathbb{G}) \vdash (\mathbb{S}, \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I})$			

The well-formedness of a program is judged with respect to the program specification  $\Phi$ , the dynamic thread specification  $\Theta$ , and the specification of the current executing thread (p, g, A, G). Compared with the triples in  $\Theta$ , we need the local guarantee g here to specify the transition which the current thread must make before it yields control.

In the first line, we give the composition of the program specification, the current state and the current thread id. Here we use a pattern match representation, which will be used in the rest of this paper.

We require the code, including the thread entry points  $\mathbb{T}$  and the code heap  $\mathbb{C}$ , always be well-formed with respect to the program specification. Since  $\Phi$ ,  $\mathbb{T}$  and  $\mathbb{C}$  do not change during program transitions, the check for the first two premises in line 2 can be done once and for all.

The next premise shows the constraints on the current state S: it must satisfy both the global invariant *Inv* and the assertion p of the current thread. The last premise in line 2 essentially requires it be safe for the current thread to execute the remainder instruction sequence  $\mathbb{I}$ .

Premises in line 3 require the well-formedness of dynamic threads in  $\mathbb{Q}$ , which is checked by the rule DTHRDS, and the non-interference between all the live threads.

*Non-interference.* The non-interference macro  $NI(\Theta, \mathbb{Q})$  requires that each dynamic thread be compatible with all the other. It is formally defined as:

$$\begin{aligned} \forall \mathsf{t}_i, \mathsf{t}_j \in dom(\Theta). \forall \mathbb{M}, \mathbb{M}'. \\ \mathsf{t}_i \neq \mathsf{t}_j \Rightarrow \mathbb{G}_i \ \mathbb{R}_i \ \mathbb{M} \ \mathbb{M}' \Rightarrow \mathbb{A}_j \ \mathbb{R}_j \ \mathbb{M} \ \mathbb{M}', \end{aligned}$$

where  $(-, A_i, \mathbb{G}_i) = \Theta(t_i), (-, A_j, \mathbb{G}_j) = \Theta(t_j), \mathbb{R}_i = \mathbb{Q}(t_i)$ and  $\mathbb{R}_j = \mathbb{Q}(t_j)$ .

As explained in Section 3, here we enforce the non-interference by a lazy check of specifications  $\Theta$  of dynamic threads in  $\mathbb{Q}$ , instead of checking the specification  $\Delta$  of all static threads in  $\mathbb{T}$ .

*Well-formed dynamic threads.* The rule DTHRDS ensures each dynamic thread in  $\mathbb{Q}$  is in good shape with respect to the specification  $\Theta$ , the current program state  $\mathbb{S}$ , and the transition g that the current thread need do before other threads can take control.

 $\begin{aligned} (\mathbb{R}_k, \mathbb{I}_k) &= \mathbb{Q}(\mathsf{t}_k), \ (p_k, \mathbb{A}_k, \mathbb{G}_k) = \Theta(\mathsf{t}_k), \ \forall \mathsf{t}_k \in dom(\mathbb{Q}) \\ (\mathit{Inv}, p_k \circlearrowleft \mathbb{A}_k, \mathbb{R}_k) \quad \forall \mathbb{M}'. \mathsf{g} \ \mathbb{R} \ \mathbb{M} \ \mathbb{M}' \Rightarrow \mathsf{p}_k \ (\mathbb{M}', \mathbb{R}_k) \\ (\mathit{Inv}, \Delta, \Psi); (p_k, \mathbb{G}_k, \mathbb{A}_k, \mathbb{G}_k) \vdash \mathbb{I}_k \\ \hline (\mathit{Inv}, \Delta, \Psi); \Theta; (\mathsf{g}, (\mathbb{M}, \mathbb{R})) \vdash \mathbb{Q} \end{aligned}$ 

(DTHRDS)

The first line gives the specification of each thread when it reaches a yield point, and its execution context.

The first premise in line 2 requires that if it is safe for a thread to take control at certain state, it should be also safe to do so after any state transition satisfying its assumption. Note that the state transition will not affect the thread-private data in  $\mathbb{R}_k$ .

The second premise describes the relationship between the local guarantee of the current thread and the preconditions of other threads. For any transitions starting from the current state  $(\mathbb{M}, \mathbb{R})$ , as long as it satisfies g, it should be safe for other threads to take control at the result state.

Line 3 requires that for each thread its remainder instruction sequence must be well formed. Note we use  $\mathbb{G}_k$  as the local guarantee because after yield, a thread starts a new "atomic transition" described by its global guarantee.

*Well-formed static threads.* This rule checks the static thread entry is well formed with respect to its specification in  $\Delta$ .

$$\begin{array}{l} (\mathbf{p}_{k}, \mathbb{A}_{k}, \mathbb{G}_{k}) = \Delta(\mathbf{h}_{k}), \ \mathbb{I}_{k} = \mathbb{T}(\mathbf{h}_{k}), \ \forall \mathbf{h}_{k} \in dom(\mathbb{T}) \\ \\ \frac{\forall \mathbb{R}.(\mathit{Inv}, \mathbf{p}_{k} \oslash \mathbb{A}_{k}, \mathbb{R}) \quad (\mathit{Inv}, \Delta, \Psi); (\mathbf{p}_{k}, \mathbb{G}_{k}, \mathbb{A}_{k}, \mathbb{G}_{k}) \vdash \mathbb{I}_{k}}{(\mathit{Inv}, \Delta, \Psi) \vdash \mathbb{T}} \\ \end{array}$$

$$(THRDS)$$

The first line gives the specification for each static thread in  $\mathbb{T}$ . We implicitly require  $dom(\Delta) = dom(\mathbb{T})$ .

The first premise in line 2 says that if it is safe to invoke the new thread at certain state, it should also be safe to delay the invocation after any transition satisfying the assumption of this thread.

The initial instruction sequence of each thread must be wellformed with respect to the thread specification. This is required by the last premise.

*Well-formed code heap.* A code heap is well formed if every instruction sequence is well-formed with respect to its corresponding specification in  $\Psi$ .

$$\frac{dom(\Psi) = dom(\mathbb{C}) \quad (Inv, \Delta, \Psi); \Psi(f) \vdash \mathbb{C}(f), \forall f \in dom(\Psi)}{(Inv, \Delta, \Psi) \vdash \mathbb{C}}$$
(CDHP)

*Thread creation.* The FORK rule describes constraints on new thread creation, which enforces the non-interference between the new thread and existing threads.

$$\begin{split} (\mathbf{p}', \mathbb{A}', \mathbb{G}') &= \Delta(\mathbf{h}) \\ \mathbb{A} \Rightarrow \mathbb{A}'' \quad \mathbb{G}'' \Rightarrow \mathbb{G} \quad (\mathbb{A} \lor \mathbb{G}'') \Rightarrow \mathbb{A}' \quad \mathbb{G}' \Rightarrow (\mathbb{G} \land \mathbb{A}'') \\ \forall \mathbb{R}, \mathbb{R}'. \ (\mathbb{R}(\mathsf{rt}) \neq \mathbb{R}'(\mathsf{rt}) \land \mathbb{R}(\mathbf{r}) = \mathbb{R}'(\mathsf{ra})) \Rightarrow ((\mathit{Inv} \land \mathbf{p}) \stackrel{\mathbb{R}}{\Longrightarrow} \mathsf{g} \stackrel{\mathbb{R}'}{\Longrightarrow} \mathsf{p}') \\ \underbrace{(\mathit{Inv}, \Delta, \Psi); (\mathbf{p}, \mathsf{g}, \mathbb{A}'', \mathbb{G}'') \vdash \mathbb{I}}_{(\mathit{Inv}, \Delta, \Psi); (\mathbf{p}, \mathsf{g}, \mathbb{A}, \mathbb{G}) \vdash \mathsf{fork} \mathsf{h}, \mathsf{r}; \mathbb{I}}_{(\mathsf{FORK})} \end{split}$$

As explained in Section 3.1, the parent thread can change its specification to reflect the change of the environment. To maintain the non-interference invariant, constraints between specifications of the parent and child threads have to be satisfied, as described in Lemma 3.4. Here we enforce these constraints by premises in line 2, where  $(\mathbb{A} \vee \mathbb{G}'') \Rightarrow \mathbb{A}'$  is the shorthand for:

$$\begin{array}{l} \forall (\mathbb{M}, \mathbb{R}). \forall \mathbb{M}', \mathbb{M}''. \forall \mathbb{R}'. (\mathit{Inv} \land p) \ (\mathbb{M}, \mathbb{R}) \Rightarrow \mathbb{R}(\mathsf{rt}) \neq \mathbb{R}'(\mathsf{rt}) \\ \Rightarrow \mathbb{R}(\mathsf{r}) = \mathbb{R}'(\mathsf{ra}) \Rightarrow (\mathbb{A} \lor \mathbb{G}'') \mathbb{R} \ \mathbb{M}' \ \mathbb{M}'' \Rightarrow \mathbb{A}' \ \mathbb{R}' \ \mathbb{M}' \ \mathbb{M}'', \end{array}$$

and  $\mathbb{G}' \Rightarrow (\mathbb{G} \land \mathbb{A}'')$  for:

 $\begin{array}{l} \forall (\mathbb{M},\mathbb{R}).\forall \mathbb{M}',\mathbb{M}''.\forall \mathbb{R}'.(\mathit{Inv} \land p) \ (\mathbb{M},\mathbb{R}) \Rightarrow \mathbb{R}(\mathsf{rt}) \neq \mathbb{R}'(\mathsf{rt}) \\ \Rightarrow \mathbb{R}(\mathsf{r}) = \mathbb{R}'(\mathsf{ra}) \Rightarrow \mathbb{G}' \ \mathbb{R}' \ \mathbb{M}' \ \mathbb{M}'' \Rightarrow (\mathbb{G} \land \mathbb{A}'') \ \mathbb{R} \ \mathbb{M}' \ \mathbb{M}''. \end{array}$ 

Above non-interference checks use the extra knowledge that:

- the new thread id is different with its parent's, *i.e.*,  $\mathbb{R}(\mathsf{rt}) \neq \mathbb{R}'(\mathsf{rt})$ ;
- the argument of the new thread comes from the parent's register r, *i.e.*, ℝ(r) = ℝ'(ra);
- the parent's register file satisfies the precondition, *i.e.*,  $(Inv \land p)$  ( $\mathbb{M}, \mathbb{R}$ ).

In most cases, the programmer can just pick  $(\mathbb{A} \vee \widehat{\mathbb{G}}')$  and  $(\mathbb{G} \land \widehat{\mathbb{A}}')$  as  $\mathbb{A}''$  and  $\mathbb{G}''$  respectively, where  $\widehat{\mathbb{G}}'$  and  $\widehat{\mathbb{A}}'$  are instantiations of  $\mathbb{G}'$  and  $\mathbb{A}'$  using the value of the child's argument.

The premise in line 3 says that after the current thread completes the transition described by g, it should be safe for the new thread to take control with its new register file ( $\mathbb{R}'$ ), whose relationship between the parents register file  $\mathbb{R}$  is satisfied.

The last premise checks the well-formedness of the remainder instruction sequence. Since the fork instruction does not change states, we need not change the precondition p and g.

# Yielding and termination.

$$\frac{\forall \mathbb{R}. (Inv, p \circlearrowright \mathbb{A}, \mathbb{R}) \quad (Inv \land p) \Rightarrow g \quad (Inv, \Delta, \Psi); (p, \mathbb{G}, \mathbb{A}, \mathbb{G}) \vdash \mathbb{I} }{(Inv, \Delta, \Psi); (p, g, \mathbb{A}, \mathbb{G}) \vdash \mathsf{yield}; \mathbb{I} }$$
(YIELD)

The YIELD rule requires that it is safe for the yielding thread to take back control after any state transition satisfying the assumption  $\mathbb{A}$ . Also the current thread cannot yield until it completes the required state transition, *i.e.*, an identity transition satisfies the local guarantee g. Lastly, one must verify the remainder instruction sequence with the local guarantee reset to  $\mathbb{G}$ .

$$\frac{(Inv \land p) \Rightarrow g}{(Inv, \Delta, \Psi); (p, g, \mathbb{A}, \mathbb{G}) \vdash \mathsf{exit}}$$
(EXIT)

The rule EXIT is simple: it is safe for the current thread to terminate its execution only after it finishes the required transition described by g, which is an identity transition.

#### Type-checking other instructions.

$$c \in \{ \operatorname{add} r_d, r_s, r_t, \operatorname{sub} r_d, r_s, r_t, \operatorname{movi} r_d, w\}, r_d \notin \{ \operatorname{rt}, \operatorname{ra} \} \\ (\operatorname{Inv} \land p) \Rightarrow (\operatorname{Inv} \land p') \circ c \quad (\operatorname{Inv} \land p) \Rightarrow (g' \circ c) \Rightarrow g \\ \underline{\mathbb{A}} \Rightarrow \underline{\mathbb{A}' \circ c} \quad \underline{\mathbb{G}' \circ c} \Rightarrow \underline{\mathbb{G}} \quad (\operatorname{Inv}, \Delta, \Psi); (p', g', \underline{\mathbb{A}'}, \underline{\mathbb{G}'}) \vdash \mathbb{I} \\ \hline (\operatorname{Inv}, \Delta, \Psi); (p, g, \underline{\mathbb{A}}, \underline{\mathbb{G}}) \vdash c; \mathbb{I}$$
 (SIMP)

The rule SIMP covers the verification of instruction sequences starting with a simple command such as add, sub or movi. We require that the program not update registers rt and ra. In these cases, one must find an intermediate precondition  $(p', g', \mathbb{A}', \mathbb{G}')$  under which the remainder instruction sequence I is well-formed.

The global invariant *Inv* and the intermediate assertion p' must hold on the updated machine state, and the intermediate guarantee g' applied to the updated machine state must be no weaker than the current guarantee g applied to the current state.

Since  $\mathbb{A}$  and  $\mathbb{G}$  are parameterized over  $\mathbb{R}$ , which will be changed by the instruction c, one may change  $\mathbb{A}$  and  $\mathbb{G}$  to ensure the assumption does not become stronger and the guarantee does not become weaker.

$$\begin{array}{l} (\mathbf{p}',\mathbf{g}',\mathbb{A}',\mathbb{G}') = \Psi(\mathbf{f}) \\ \hline (\mathit{Inv} \wedge \mathbf{p}) \Rightarrow \mathbf{p}' \quad (\mathit{Inv} \wedge \mathbf{p}) \Rightarrow \mathbf{g}' \Rightarrow \mathbf{g} \quad \mathbb{A} \Rightarrow \mathbb{A}' \quad \mathbb{G}' \Rightarrow \mathbb{G} \\ \hline (\mathit{Inv}, \Delta, \Psi); (\mathbf{p}, \mathbf{g}, \mathbb{A}, \mathbb{G}) \vdash \mathsf{jd} \ \mathbf{f} \end{array}$$
(JD)

The JD rule checks the specification of the target instruction sequence. As mentioned before, each instruction sequence can have its own specification, independent of the thread that will jump to it. It is safe for a thread to execute an instruction sequence as long as executing the instruction sequence does not require a stronger assumption than the thread's assumption  $\mathbb{A}$ , nor does it break the guarantee  $\mathbb{G}$  of the thread.

Inference rules for memory operations are quite similar to the SIMP rule. Here we also need ensure the memory address is in the domain of the data heap.

$$\begin{split} \mathbf{c} &= \mathsf{Id}\,\mathbf{r}_d, \mathbf{r}_s(\mathsf{W}) \quad \mathbf{r}_d \notin \{\mathsf{rt}, \mathsf{ra}\}\\ \forall \mathbb{M}, \forall \mathbb{R}. (\mathit{Imv} \land p) \; (\mathbb{M}, \mathbb{R}) \Rightarrow ((\mathbb{R}(\mathbf{r}_s) + \mathsf{w}) \in \mathit{dom}(\mathbb{M}))\\ (\mathit{Inv} \land p) \Rightarrow (\mathit{Inv} \land p') \circ c \quad (\mathit{Inv} \land p) \Rightarrow (\mathit{g'} \circ c) \Rightarrow \mathsf{g}\\ \forall \mathbb{S}, \mathbb{M}, \mathbb{M}'. \mathbb{A} \; (\mathbb{S}.\mathbb{R}) \; \mathbb{M} \; \mathsf{M'} \Rightarrow \mathbb{A}' \; (\mathsf{Next}(c, \mathbb{S}).\mathbb{R}) \; \mathbb{M} \; \mathsf{M'} \\ \forall \mathbb{S}, \mathbb{M}, \mathbb{M}'. \mathcal{G}' \; (\mathsf{Next}(c, \mathbb{S}).\mathbb{R}) \; \mathbb{M} \; \mathsf{M'} \Rightarrow \mathbb{G} \; (\mathbb{S}.\mathbb{R}) \; \mathbb{M} \; \mathsf{M'} \\ (\mathit{Inv}, \Delta, \Psi); (\mathsf{p'}, \mathsf{g'}, \mathbb{A}', \mathbb{G}') \vdash \mathbb{I} \\ \hline (\mathit{Inv}, \Delta, \Psi); (\mathsf{p}, \mathsf{g}, \mathbb{A}, \mathbb{G}) \vdash \mathsf{c}; \mathbb{I} \end{split}$$
(LD)

$$\forall \mathbb{M}, \forall \mathbb{R}. (Inv \land p) \ (\mathbb{M}, \mathbb{R}) \Rightarrow ((\mathbb{R}(\mathbf{r}_d) + \mathbf{w}) \in dom(\mathbb{M})) (Inv \land p) \Rightarrow (Inv \land p') \circ c \qquad (Inv \land p) \Rightarrow (g' \circ c) \Rightarrow g (Inv, \Delta, \Psi); (p', g', \mathbb{A}, \mathbb{G}) \vdash \mathbb{I} \qquad (Inv, \Delta, \Psi); (p, g, \mathbb{A}, \mathbb{G}) \vdash c; \mathbb{I}$$
 (ST)

Rules for conditional branching instructions are similar to the JD rule, which are straightforward to understand.

$$\begin{array}{l} (\mathbf{p}',\mathbf{g}',\mathbb{A}',\mathbb{G}') = \Psi(\mathbf{f}) & \mathbb{A} \Rightarrow \mathbb{A}' & \mathbb{G}' \Rightarrow \mathbb{G} \\ \forall \mathbb{S}.(\mathit{Inv} \land \mathbf{p}) \ \mathbb{S} \Rightarrow (\mathbb{S}(\mathbf{r}_s) > \mathbb{S}(\mathbf{r}_t)) \Rightarrow (\mathbf{p}' \ \mathbb{S}) \\ \forall \mathbb{S}.\mathcal{M}'.(\mathit{Inv} \land \mathbf{p}) \ \mathbb{S} \Rightarrow (\mathbb{S}(\mathbf{r}_s) > \mathbb{S}(\mathbf{r}_t)) \Rightarrow (\mathbf{g}' \ \mathbb{S} \ \mathbb{M}') \Rightarrow (\mathbf{g} \ \mathbb{S} \ \mathbb{M}') \\ \forall \mathbb{S}.\mathcal{M}'.(\mathit{Inv} \land \mathbf{p}) \ \mathbb{S} \Rightarrow (\mathbb{S}(\mathbf{r}_s) \leq \mathbb{S}(\mathbf{r}_t)) \Rightarrow (\mathbf{p}'' \ \mathbb{S}) \\ \forall \mathbb{S}.\mathcal{M}'.(\mathit{Inv} \land \mathbf{p}) \ \mathbb{S} \Rightarrow (\mathbb{S}(\mathbf{r}_s) \leq \mathbb{S}(\mathbf{r}_t)) \Rightarrow (\mathbf{g}'' \ \mathbb{S} \ \mathbb{M}') \Rightarrow (\mathbf{g} \ \mathbb{S} \ \mathbb{M}') \\ \hline (\mathit{Inv}, \Delta, \Psi); (\mathbf{p}'', \mathfrak{g}'', \mathbb{A}, \mathbb{G}) \vdash \mathbb{I} \\ \hline (\mathit{Inv}, \Delta, \Psi); (\mathbf{p}, \mathbf{g}, \mathbb{A}, \mathbb{G}) \vdash \mathsf{bgt} \ \mathbf{r}_s, \mathbf{r}_t, \mathbf{f}; \mathbb{I} \\ \end{array}$$
(BGT)

 $\begin{array}{l} (\mathbf{p}',\mathbf{g}',\mathbb{A}',\mathbb{G}') = \Psi(\mathbf{f}) & \mathbb{A} \Rightarrow \mathbb{A}' & \mathbb{G}' \Rightarrow \mathbb{G} \\ \forall \mathbb{S}.(\mathit{Inv} \land \mathbf{p}) \ \mathbb{S} \Rightarrow (\mathbb{S}(\mathbf{r}_s) = \mathbb{S}(\mathbf{r}_t)) \Rightarrow (\mathbf{p}' \ \mathbb{S}) \\ \forall \mathbb{S}.\forall \mathbb{M}'.(\mathit{Inv} \land \mathbf{p}) \ \mathbb{S} \Rightarrow (\mathbb{S}(\mathbf{r}_s) = \mathbb{S}(\mathbf{r}_t)) \Rightarrow (\mathbf{g}' \ \mathbb{S} \ \mathbb{M}') \Rightarrow (\mathbf{g} \ \mathbb{S} \ \mathbb{M}') \\ \forall \mathbb{S}.(\mathit{Inv} \land \mathbf{p}) \ \mathbb{S} \Rightarrow (\mathbb{S}(\mathbf{r}_s) \neq \mathbb{S}(\mathbf{r}_t)) \Rightarrow (\mathbf{p}'' \ \mathbb{S}) \\ \forall \mathbb{S}.\forall \mathbb{M}'.(\mathit{Inv} \land \mathbf{p}) \ \mathbb{S} \Rightarrow (\mathbb{S}(\mathbf{r}_s) \neq \mathbb{S}(\mathbf{r}_t)) \Rightarrow (\mathbf{g}'' \ \mathbb{S} \ \mathbb{M}') \Rightarrow (\mathbf{g} \ \mathbb{S} \ \mathbb{M}') \\ \hline (\mathit{Inv}, \Delta, \Psi); (\mathbf{p}'', \mathbf{A}, \mathbb{G}) \vdash \mathbb{I} \\ \hline (\mathit{Inv}, \Delta, \Psi); (\mathbf{p}, \mathbf{g}, \mathbb{A}, \mathbb{G}) \vdash \mathsf{beq} \ \mathbf{r}_s, \mathbf{r}_t, \mathbf{f}; \mathbb{I} \end{array}$ 

#### 4.5 Soundness of CMAP

The soundness of CMAP inference rules with respect to the operational semantics of the machine is established following the syntactic approach of proving type soundness [39]. From the "progress" and "preservation" lemmas, we can guarantee that given a wellformed program under compatible assumptions and guarantees, the current instruction sequence will be able to execute without getting "stuck". Furthermore, any safety property derivable from the global invariant will hold throughout the execution. We define  $\mathbb{P} \stackrel{n}{\longmapsto} \mathbb{P}'$  as the relation of *n*-step  $(n \ge 0)$  program transitions. The soundness of CMAP is formally stated as Theorem 4.3.

#### Lemma 4.1 (Progress)

 $\Phi = (Inv, \Delta, \Psi). If there exist \Theta, p, g, A and G such that$  $<math display="block">\Phi; \Theta; (p, g, A, G) \vdash ((\mathbb{M}, \mathbb{R}), \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I}), then (Inv \mathbb{M}), and there$  $exists a program \widetilde{\mathbb{P}} such that ((\mathbb{M}, \mathbb{R}), \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I}) \longmapsto \widetilde{\mathbb{P}}.$ 

# Lemma 4.2 (Preservation)

If  $\Phi; \Theta; (p, g, \mathbb{A}, \mathbb{G}) \vdash \mathbb{P}$  and  $\mathbb{P} \longmapsto \widetilde{\mathbb{P}}$ , where  $\mathbb{P} = (\mathbb{S}, \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I})$ and  $\widetilde{\mathbb{P}} = (\widetilde{\mathbb{S}}, \widetilde{\mathbb{Q}}, \mathbb{T}, \mathbb{C}, \widetilde{\mathbb{I}})$ , then there exist  $\widetilde{\Theta}, \widetilde{p}, \widetilde{g}, \widetilde{\mathbb{A}}$  and  $\widetilde{\mathbb{G}}$  such that  $\Phi; \widetilde{\Theta}; (\widetilde{p}, \widetilde{g}, \widetilde{\mathbb{A}}, \widetilde{\mathbb{G}}) \vdash \widetilde{\mathbb{P}}$ .

#### Theorem 4.3 (Soundness)

 $\Phi = (Inv, \Delta, \Psi). If there exist \Theta, p, g, A and G such that$  $<math display="block">\Phi; \Theta; (p, g, A, G) \vdash \mathbb{P}_0, then for any n \ge 0, there exist M, \mathbb{R},$  $Q, \mathbb{T}, \mathbb{C} and \mathbb{I} such that \mathbb{P}_0 \stackrel{n}{\longmapsto} ((\mathbb{M}, \mathbb{R}), \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I}) and (Inv \mathbb{M}).$ 

The proofs for these two lemmas and the soundness theorem are given in Appendix A. We have also implemented the complete CMAP system [10] in the Coq proof assistant so we are confident that CMAP is indeed sound and can be used to certify general multi-threaded programs.

# 5. Examples

## 5.1 Unbounded Dynamic Thread Creation

In Figure 3 we showed a small program main2 which spawns child threads within a while loop. This kind of unbounded dynamic thread creation cannot be supported using the cobegin/coend structure. We show how such a program is specified and verified using our logic. To simplify the specification, we trivialize the function f and g and let f(i) = i and  $g(x, _) = x + 1$ .

We assume the high-level program works in a preemptive mode. Figure 10 shows the CMAP implementation, where yield instructions are inserted to simulate the preemption. This also illustrates that our logic is general enough to simulate preemptive thread model.

To verify the safety property of the program, the programmer need find a global invariant and specifications for each static thread and the code heap. In Figure 10 we show definitions of assertions that are used to specify the program. Proof sketches are also inserted in the program. For ease of reading, we use named variables as short-hands for their values in memory. The primed variables represent the value of the variable after state transition. We also introduce the shorthand [r] for  $\mathbb{R}(r)$ .

The following formulae show the specifications of static threads, and the initial memory and instruction sequence.

 $\begin{array}{l} \mathit{Inv} \equiv \mathtt{True} \\ \Delta \ \equiv \{\mathtt{main} \rightsquigarrow (\mathtt{True}, \mathbb{A}_0, \mathbb{G}_0), \mathtt{chld} \rightsquigarrow (\mathtt{p}, \mathbb{A}, \mathbb{G})\} \\ \Psi \ \equiv \{\mathtt{loop} \rightsquigarrow (\mathtt{p}', \mathbb{G}_1, \mathbb{A}_1, \mathbb{G}_1), \mathtt{cont} \rightsquigarrow (\mathtt{p}_3, \mathbb{G}_3, \mathbb{A}_3, \mathbb{G}_3)\} \\ \mathtt{Initial} \ \mathbb{M} \equiv \{\mathtt{data} \rightsquigarrow \_, \dots, \mathtt{data} + 99 \rightsquigarrow \_\} \\ \mathtt{Initial} \ \mathbb{I} \ \equiv \mathtt{movi} \ \mathtt{r}_0, 0; \ \mathtt{movi} \ \mathtt{r}_1, 1; \ \mathtt{movi} \ \mathtt{r}_2, 100; \ \mathtt{jd} \ \mathtt{loop} \end{array}$ 

For each child thread, it is natural to assume that no other threads will touch its share of the data entry and guarantee that other threads' data entry will not be changed, as specified by  $\mathbb{A}$  and  $\mathbb{G}$ . For the main thread, it assumes at the beginning that no other threads in the environment will change any of the data entries ( $\mathbb{A}_0$ ).

Specifying the loop body is not easy. We need find a loop invariant  $(p', \mathbb{G}_1, \mathbb{A}_1, \mathbb{G}_1)$  to attach to the code label loop. At first glance,  $\mathbb{A}_1$  and  $\mathbb{G}_1$  can be defined the same as  $\mathbb{A}_3$  and  $\mathbb{G}_3$ , respectively. However, this does not work because our FORK rule requires  $\mathbb{G} \Rightarrow \mathbb{G}_1$ , which cannot be satisfied. Instead, our  $\mathbb{A}_1$ and  $\mathbb{G}_1$  are polymorphic over the loop index  $r_0$ , which reflects the composition of the changing thread environments. At the point that a new child thread is forked but the value of  $r_0$  has not been changed to reflect the environment change, we explicitly change the assumption and guarantee to  $\mathbb{A}_2$  and  $\mathbb{G}_2$ . When the value of  $r_0$ is increased, we cast  $\mathbb{A}_2$  and  $\mathbb{G}_2$  back to  $\mathbb{A}_1$  and  $\mathbb{G}_1$ .

# 5.2 The Readers-Writers Problem

Our logic is general enough to specify and verify general properties of concurrent programs. In this section, we give a simple solution of the readers-writers problem and show that there is no race conditions. This example also shows how P/V operations and lock primitives can be implemented and specified in CMAP.

Figure 11 shows the C-like pseudo code for readers and writers. Note that this simple code just ensures that there is no race con-

```
p \equiv 0 \leq [ra] < 100  \mathbb{A} \equiv data[ra] = data'[ra]
\mathbb{G} \equiv \forall \overline{i.(0 \leq i < 100 \land i \neq [ra])} \Rightarrow (\texttt{data}[i] = \texttt{data}'[i])
\mathbb{A}_0 \equiv \forall i.0 \le i < 100 \Rightarrow (\mathtt{data}[i] = \mathtt{data}'[i])
                                                                                                                       \mathbb{G}_0 \equiv \text{True}
 \mathbb{A}_1 \equiv \forall i. (0 \leq i < 100 \land i \geq [\texttt{r}_0]) \Rightarrow (\texttt{data}[i] = \texttt{data}'[i])
 \begin{array}{l} \mathbb{G}_1 \equiv \forall i. (0 \leq i < 100 \land i < [\mathbf{r}_0]) \Rightarrow (\mathtt{data}[i] = \mathtt{data}'[i]) \\ \mathbb{A}_2 \equiv \forall i. (0 \leq i < 100 \land i > [\mathbf{r}_0]) \Rightarrow (\mathtt{data}[i] = \mathtt{data}'[i]) \\ \mathbb{G}_2 \equiv \forall i. (0 \leq i < 100 \land i \leq [\mathbf{r}_0]) \Rightarrow (\mathtt{data}[i] = \mathtt{data}'[i]) \\ \end{array} 
\mathbb{A}_3 \equiv \texttt{True} \qquad \mathbb{G}_3 \equiv \forall i.0 \leq i < 100 \Rightarrow (\texttt{data}[i] = \texttt{data}'[i])
p' \equiv 0 \le [r_0] < 100 \land [r_1] = 1 \land [r_2] = 100
                                                                                                                     p_3 \equiv [r_0] = 100
    main: -\{(True, \mathbb{A}_0, \mathbb{G}_0)\}\
                    movi r_0, 0
                    movi r_1, 1
                    movi r2, 100
                                                                                       chld:-\{(p, \mathbb{A}, \mathbb{G})\}
                   jd loop = \{(p' \mathbb{G}_1 \land 1 \mathbb{G}_1)\}
                                                                                                       movir<sub>0</sub>, data
                                                                                                       viald
```

$Loop : -\{(p', U_1, A_1, U_1)\}$	yield
$beq r_0, r_2, cont$	add $r_0, r_0, r_a$
yield	yield
$st r_0(data), r_0$	$Id\mathtt{r}_1,\mathtt{r}_0(0)$
yield	yield
fork chld, ro	movi r2, 1
$-\{(p', \mathbb{G}_1, \mathbb{A}_2, \mathbb{G}_2)\}$	yield
yield	add $r_1, r_1, r_2$
add $r_0, r_0, r_1$	yield
$-\{(p', \mathbb{G}_1, \mathbb{A}_1, \mathbb{G}_1)\}$	$st r_0(0), r_1$
yield	exit
jd loop	
$\mathtt{cont}:-\{(\mathtt{p}_3,\mathbb{G}_3,\mathbb{A}_3,\mathbb{G}_3)\}$	

Figure 10. Loop: the CMAP program

$ \begin{array}{l} \text{Variables :} \\ & \text{int}[100]  \texttt{rf}, \texttt{wf}; \\ & \text{int cnt}, \texttt{writ}, \texttt{l}, \texttt{v}; \\ \text{Initially :} \\ & \texttt{rf}[\texttt{i}] = \texttt{wf}[\texttt{i}] = \texttt{0}, \texttt{0} \leq \texttt{i} < \texttt{100}; \\ & \text{cnt} = \texttt{0} \land \texttt{writ} = \texttt{1} \land \texttt{l} = \texttt{0}; \\ \end{array} $	<pre>reader(int x){    while(true){       lock_acq(1);       if (cnt = 0){          P(writ);       }       cnt := cnt + 1;       rf[x] := 1;</pre>
<pre>writer(int x){    while(true){</pre>	<pre>lock_rel(1);</pre>
P(writ);	read v
<pre>wf[x] := 1; write v wf[x] := 0; V(writ); }</pre>	<pre>lock_acq(1); rf[x] := 0; cnt := cnt - 1; if(cnt = 0){ V(writ); } lock_rel(1); }}</pre>

Figure 11. Readers & writers : the high-level program

ditions. It does not ensure fairness. Verification of liveness properties is part of our future work. We assume that 100 readers and writers will be created by a main thread. The main thread and its specification will be very similar to the main program shown in the previous section, so we omit it here and just focus on the readers and writers code. The array of rf and wf are not necessary for the implementation. They are introduced as auxiliary variables just for specification and verification purpose.

Figure 13 shows the CMAP implementation of the high-level pseudo code. Yielding is inserted at all the intervals of the atomic operations of the high-level program. The lock primitives and P/V operations, as shown in Figure 12, are implemented as program macros parameterized by the return label. They will be instantiated

$acq(f):-\{\}$	$p\_writ(f) : -\{\}$
yield	yield
movi r <sub>0</sub> ,0	movi r <sub>0</sub> ,0
movi r <sub>1</sub> , 1	$movir_1, writ$
$Id\mathtt{r}_2,\mathtt{r}_1(0)$	$Id r_2, r_1(0)$
bgt $r_2, r_0, acq$	$beq r_2, r_0, p_writ$
<b>st</b> r <sub>1</sub> (0), <b>rt</b>	$st r_1(0), r_0$
jd f	jd f
$\texttt{rel}(\texttt{f}):-\{\}$	$v_writ(f) : -\{\}$
yield	movi r <sub>1</sub> , 1
movi r <sub>0</sub> ,0	movir2, writ
$st r_0(1), r_0$	$st r_2(0), r_1$
jd f	jd f

Figure 12. Lock & semaphore primitives

reader :	$\begin{array}{l} -\{(\mathtt{p_1},\mathtt{g},\mathbb{A}_{\mathtt{r}},\mathbb{G}_{\mathtt{r}})\} \\ JD\mathtt{acq}(\mathtt{cont\_1}) \end{array}$	cont_3 :	$-\{(p_7, g, \mathbb{A}_r, \mathbb{G}_r)\}$ yield movi $r_0, 0$
cont_1 :	$ \begin{array}{l} -\{(\mathtt{p}_2,\mathtt{g},\mathbb{A}_{\mathtt{r}},\mathbb{G}_{\mathtt{r}})\}\\ \text{yield}\\ \text{movi }\mathtt{r}_0,0\\ \text{movi }\mathtt{r}_1,\texttt{cnt}\\ \text{Id }\mathtt{r}_2,\mathtt{r}_1(0)\\ \text{yield}\\ \text{beq }\mathtt{r}_2,\mathtt{r}_0,\texttt{getw}\\ \text{jd inc\_cnt} \end{array} $		st ra(rf), $r_0$ yield movi $r_1$ , cnt ld $r_2$ , $r_1(0)$ yield movi $r_3$ , 1 sub $r_2$ , $r_2$ , $r_3$ st $r_1(0)$ , $r_2$ yield
getw:	$-\{(p_3, g, \mathbb{A}_r, \mathbb{G}_r)\}\$ JD p_writ(inc_cnt)		$\begin{array}{l} \texttt{beq} \texttt{r}_2,\texttt{r}_0,\texttt{relw} \\ -\{(\texttt{p}_8,\texttt{g},\mathbb{A}_r,\mathbb{G}_r)\} \\ \texttt{JD} \texttt{rel}(\texttt{reader}) \end{array}$
inc_cnt	$ \begin{array}{l} : -\{(\mathtt{p}_4, \mathtt{g}, \mathbb{A}_r, \mathbb{G}_r)\} \\ \text{yield} \\ \text{movi } \mathtt{r}_1, \mathtt{cnt} \\ \text{Id } \mathtt{r}_2, \mathtt{r}_1(0) \\ \text{yield} \\ \text{movi } \mathtt{r}_3, \mathtt{1} \\ \text{add } \mathtt{r}_2, \mathtt{r}_2, \mathtt{r}_3 \\ \text{st } \mathtt{r}_1(0), \mathtt{r}_2 \\ \text{yield} \\ \text{movi } \mathtt{r}_1, \mathtt{1} \\ \text{st } \mathtt{ra}(\mathtt{rf}), \mathtt{r}_1 \\ -\{(\mathtt{p}_5, \mathtt{g}, \mathbb{A}_r, \mathbb{G}_r)\} \\ JD \ \mathtt{rel}(\mathtt{cont}\_2) \end{array} $	writer	$\begin{split} &-\{(p_{9},g,\mathbb{A}_{r},\mathbb{G}_{r})\}\\ &\text{yield}\\ &JD \ v\_writ(\ cont\_4)\\ &-\{(p_{8},g,\mathbb{A}_{r},\mathbb{G}_{r})\}\\ &JD \ rel(\ reader) \end{split}$ $&: -\{(p_{10},g,\mathbb{A}_{w},\mathbb{G}_{w})\}\\ &JD \ p\_writ(\ cont\_5)\\ &-\{(p_{11},g_{1},\mathbb{A}_{w},\mathbb{G}_{w})\}\\ &\text{movi}\ r_{1},1\\ &\text{stra}(wf),r_{1} \end{split}$
cont_2:	$ \begin{array}{l} -\{(\mathbf{p}_6, \mathbf{g}, \mathbb{A}_r, \mathbb{G}_r)\} \\ \text{yield} \\ \cdots \\ \text{yield} \\ -\{(\mathbf{p}_6, \mathbf{g}, \mathbb{A}_r, \mathbb{G}_r)\} \\ \text{JD acq(cont_3)} \end{array} $		yield  yield movi $r_0, 0$ st $ra(wf), r_0$ $-\{(p_{11}, g_2, \mathbb{A}_w, \mathbb{G}_w)\}$ JD v_writ(writer)

Figure 13. Readers & writers : the CMAP program

and inlined in the proper position of the code. We introduce a pseudo instruction JD to represent the inlining of the macro.

We define the global invariant and reader/writer's assumptions and guarantees in Figure 14. The code heap specifications are embedded in the code as annotations, as shown in Figure 13. Specifications of lock primitives and P/V operations are given at places they are inlined. Definitions of assertions and local guarantees used in code heap specifications are shown in Figure 14.

The assertion  $inv_1$  says that out of the critical section protected by the lock, the value of the counter cnt is always consistent and reflects the number of the readers that can read the value of v;  $inv_2$ says at one time there is at most one writer that can change the value of v; while  $inv_3$  and  $inv_4$  states the relationship between the counter cnt, the semaphore variable writ and the actual number  $\begin{array}{l} inv_1 \equiv \mathbf{l} = \mathbf{0} \Rightarrow \sum_i \mathbf{r}\mathbf{f}[i] = \mathbf{cnt} \qquad inv_2 \equiv \sum_i \mathbf{w}\mathbf{f}[i] \leq 1 \\ inv_3 \equiv \sum_i \mathbf{w}\mathbf{f}[i] = 1 \Rightarrow (\mathbf{cnt} = \mathbf{0} \land \mathbf{writ} = \mathbf{0}) \end{array}$  $inv_4 \equiv \texttt{writ} = 1 \Rightarrow \texttt{cnt} = 0$   $Inv \equiv inv_1 \land inv_2 \land inv_3 \land inv_4$  $idr \equiv \forall i.rf[i] = rf'[i]$  $idr_1(i) \equiv \forall j.i \neq j \Rightarrow \mathbf{rf}[j] = \mathbf{rf}'[j]$  $idr_2(i) \equiv \mathbf{rf}[i] = \mathbf{rf}'[i]$  $idw \equiv \forall i.\texttt{wf}[i] = \texttt{wf}'[i]$  $idw_1(i) \equiv \forall j.i \neq j \Rightarrow wf[j] = wf'[j]$  $idw_2(i) \equiv wf[i] = wf'[i]$  $\mathbb{A}_r \equiv idr_2([\mathsf{ra}]) \land (\mathtt{rf}[\mathsf{ra}] = 1 \Rightarrow \mathtt{v} = \mathtt{v}') \land (\mathtt{l} = [\mathsf{rt}] \Rightarrow \mathtt{cnt} = \mathtt{cnt}')$  $\mathbb{G}_r \equiv idw \land idr_1([ra]) \land \mathbf{v} = \mathbf{v}' \land (\mathbf{1} \notin \{[rt], 0\} \Rightarrow \mathtt{cnt} = \mathtt{cnt}')$  $\mathbb{A}_w \equiv idw_2([\mathsf{ra}]) \land (\mathsf{wf}[\mathsf{ra}] = 1 \Rightarrow \mathsf{v} = \mathsf{v}')$  $\mathbb{G}_w \equiv idr \wedge idw_1([\mathsf{ra}]) \wedge ((\mathsf{writ} = 0 \land \mathsf{wf}[\mathsf{ra}] = 0) \Rightarrow \mathsf{v} = \mathsf{v}')$  $g \equiv \lambda \mathbb{R}, \mathbb{M}, \mathbb{M}'.\mathbb{M} = \mathbb{M}'$  $g_1 \equiv \lambda \mathbb{R}, \mathbb{M}, \mathbb{M}'.\mathbb{M}\{\texttt{wf}[\texttt{ra}] \rightsquigarrow 1\} = \mathbb{M}'$  $\mathtt{g}_2 \equiv \lambda \mathbb{R}, \mathbb{M}, \mathbb{M}'.\mathbb{M}\{\mathtt{writ} \rightsquigarrow 1\} = \mathbb{M}' \qquad \mathtt{p}_1 \equiv \mathtt{rf}[\mathtt{ra}] = 0 \land \mathtt{l} \neq [\mathtt{rt}]$  $\mathtt{p}_2 \equiv \mathtt{rf}[\mathtt{ra}] = 0 \land \mathtt{l} = [\mathtt{rt}] \qquad \mathtt{p}_3 \equiv \mathtt{p}_2 \land \mathtt{cnt} = 0$  $\mathtt{p}_4\equiv \mathtt{p}_2\wedge \mathtt{writ}=0$  $p_5 \equiv rf[ra] = 1 \land l = [rt]$  $\mathbf{p}_6 \equiv \mathbf{r}\bar{\mathbf{f}}[\mathsf{ra}] = 1 \land \mathbf{l} \neq [\mathsf{rt}] \land \mathsf{cnt} > 0$  $p_7 \equiv \texttt{rf}[\texttt{ra}] = 1 \land \texttt{l} = [\texttt{rt}] \land \texttt{cnt} > 0$  $\mathbf{p}_8 \equiv \mathbf{l} = [\mathsf{rt}] \wedge \mathsf{rf}[\mathsf{ra}] = 0$  $p_9 \equiv l = [rt] \land writ = 0 \land cnt = 0 \land rf[ra] = 0$  $p_{10} \equiv wf[ra] = 0$  $p_{11} \equiv \texttt{wf}[\texttt{ra}] = 0 \land \texttt{writ} = 0 \land \texttt{cnt} = 0$ 

Figure 14. Program specifications

of writers that can write the data, which must be maintained to ensure the mutual exclusive access between readers and writers. The program invariant *Inv*, which is the conjunction of the four, must be satisfied at any step of the execution.

The assumptions and guarantees of readers and writers are parameterized by their thread id (in rt) and thread argument (in ra). The reader assumes ( $\mathbb{A}_r$ ) that if it has the right to read the data v (*i.e.*,  $\mathbf{rf}[ra] = 1$ ), nobody can change the data. Also, if it owns the lock, nobody else can change the value of the counter. Finally, it assumes its auxiliary variable  $\mathbf{rf}[ra]$  will never be changed by others. Readers guarantee ( $\mathbb{G}_r$ ) that they will never change the shared data v and auxiliary variables of other threads, and it will not revise the counter unless it owns the lock. Writers' assumption ( $\mathbb{A}_w$ ) and guarantee ( $\mathbb{G}_w$ ) are defined in a similar way to ensure the non-interference.

# 5.3 More Examples

Yu and Shao [42] have shown by examples that CCAP is expressive enough to verify general properties of concurrent programs, like mutual exclusion, deadlock freedom, and partial correctness. CMAP, as an extension of CCAP with dynamic thread creation, is more expressive than CCAP (it is straightforward to translate the CCAP code and verification to PCC packages in CMAP). Therefore, CMAP also applies for those CCAP examples. In Appendix B, we give a variation of the GCD program shown in [42], where collaborating threads are forked by a main thread. We also show how thread join can be implemented and reasoned in CMAP.

#### 6. Related Work and Conclusion

We have presented a certified programming framework for verifying multi-threaded assembly code with unbounded dynamic thread creation. Our work is related to two directions of research: concurrency verification and PCC. The rely-guarantee method [23, 35, 36, 1, 13, 42] is one of the best studied technique for compositional concurrent program verification. However, most of the work on it are based on high-level languages or calculi, and none of them support unbounded dynamic thread creation. On the other hand, many PCC frameworks [28, 27, 2, 18, 41, 8, 42] have been proposed for machine/assembly code verification, but most of them only support sequential code. The only intersection point of these two directions is the work on CCAP [42], which applies the R-G method at the assembly level to verify general concurrency properties, like mutual exclusion and deadlock-freedom. Unfortunately, CCAP does not support dynamic thread creation either.

Recently, O'Hearn and others [31, 4, 3] applied separation logic to reason about concurrent programs. Bornat et al. [3] showed how to verify the race-free property of a program solving the readers and writers problem, which is similar to the program presented in this paper. However, their work heavily depends on the higherlevel language features, such as resources and conditional critical regions. As other traditional work on concurrency verification, they only support nested cobegin/coend structure. It is not clear how their technique can be applied to support assembly code verification with unbounded dynamic thread creation.

A number of model checkers have been developed for concurrent software verification, but most of them only check programs with a fixed finite number of threads [22, 9, 19, 5, 16, 14]. The CIRC algorithm [20] supports unbounded number of threads, but it doesn't model the dynamic thread creation and the changing thread environment. Qadeer and Rehof [33] pointed out that verification of concurrent boolean program with unbounded parallelism is decidable if the number of context switches is bounded, but they do not directly verify dynamic thread creation either. Given a context bound k, they reduce a dynamic concurrent program P to a program Q with k+1 threads and verify Q instead. 3VMC [40] supports both unbounded number of threads and dynamic thread creation, but it is not based on the rely-guarantee method and does not support compositional verification.

Many type systems are also proposed to reason about concurrent programs [11, 12, 15, 17]. Unlike CMAP, which uses highorder predicate logic to verify general program properties, they are designed to automatically reason about specific properties of programs, like races, deadlocks and atomicity. Also, they do not directly generate proofs about program properties. Instead, proofs are implicitly embedded in their soundness proofs.

CMAP extends previous work on R-G method and CCAP with dynamic thread creation. We unify the concepts of a thread's assumption/guarantee and its environment's guarantee/assumption, and allow a thread to change its assumption and guarantee to track the changing environment caused by dynamic thread creation. Code segments in CMAP can be specified and verified once and used in multiple threads with different assumptions and guarantees, therefore CMAP achieves better modularity than CCAP. Some practical issues, such as argument passing at thread creation, thread local data, and multiple invocation of one copy of thread code, are also discussed to support practical multi-threaded programming. CMAP has been developed using the Coq proof assistant, along with a formal soundness proof and the verified example programs.

The goal of our work is to provide an explicit and general framework (with smaller TCB) such that code and specifications at the higher level can be compiled down to the assembly level. Although directly specifying and proving CMAP programs may be daunting, it is simpler at the higher level. Also, there are common concurrent idioms that would permit the assumption/guarantee to be generated automatically during compilation. For example, for critical sections protected by lock, the assumption is always like "nobody else will update the protected data if I am holding the lock ... " (see Figure 14). Another scenario is illustrated by the example shown in Figure 3 and 10, where each thread is exclusively responsible for a single piece of global data. In these scenarios, the assumption is always like "nobody else will touch my share of data" and the guarantee is like "I will not update other threads' data". Automatically generating assumptions/guarantees and proofs for common idioms, and compiling higher level concurrent programs and specifications down to CMAP, will be our future work.

The thread primitives in CMAP are higher-level pseudo instructions. They can be replaced by system calls to certified thread libraries, which is part of our ongoing work. Also we separate issues in multi-threaded programming from the embedded code pointer problem which is addressed in a companion paper [30]. Applying that framework to our thread model will be part of the future work.

# 7. Acknowledgment

We thank Andrew McCreight and anonymous referees for suggestions and comments on an earlier version of this paper. Rodrigo Ferreira helped implement the CMAP language and its soundness proof in the Coq proof system. This research is based on work supported in part by grants from Intel and Microsoft, and NSF grant CCR-0208618. Any opinions, findings, and conclusions contained in this document are those of the authors and do not reflect the views of these agencies.

#### References

- M. Abadi and L. Lamport. Conjoining specifications. ACM Trans. on Programming Languages and Systems, 17(3):507–535, 1995.
- [2] A. W. Appel. Foundational proof-carrying code. In *Proc. 16th Annual IEEE Symposium on Logic in Computer Science*, pages 247–258. IEEE Computer Society, June 2001.
- [3] R. Bornat, C. Calcagno, P. W. O'Hearn, and M. J. Parkinson. Permission accounting in separation logic. In *Proc. 32th ACM Symp.* on *Principles of Prog. Lang.*, pages 259–270, 2005.
- [4] S. D. Brookes. A semantics for concurrent separation logic. In Proc. 15th International Conference on Concurrency Theory (CONCUR'04), volume 3170 of LNCS, pages 16–34, 2004.
- [5] S. Chaki, E. Clarke, A. Groce, S. Jha, and H. Veith. Modular verification of software components in C. In *ICSE'03: International Conference on Software Engineering*, pages 385–395, 2003.
- [6] C. Colby, P. Lee, G. Necula, F. Blau, M. Plesko, and K. Cline. A certifying compiler for Java. In *Proc. 2000 ACM Conf. on Prog. Lang. Design and Impl.*, pages 95–107, New York, 2000. ACM Press.
- [7] T. Coquand and G. Huet. The calculus of constructions. *Information and Computation*, 76:95–120, 1988.
- [8] K. Crary. Toward a foundational typed assembly language. In Proc. 30th ACM Symp. on Principles of Prog. Lang., pages 198–212, 2003.
- [9] C. Demartini, R. Iosif, and R. Sisto. dSPIN: A dynamic extension of SPIN. In Proc. 5th and 6th International SPIN Workshops on Theoretical and Practical Aspects of SPIN Model Checking, pages 261–276, London, UK, 1999. Springer-Verlag.
- [10] R. Ferreira and X. Feng. Coq (v8.0) implementation for CMAP language and the soundness proof. http://flint.cs.yale. edu/publications/cmap.html, Mar. 2005.
- [11] C. Flanagan and M. Abadi. Object types against races. In CONCUR'99 – Concurrency Theory, volume 1664 of LNCS, pages 288–303. Springer-Verlag, 1999.
- [12] C. Flanagan and M. Abadi. Types for safe locking. In Proceedings of the 8th European Symposium on Programming Languages and Systems, pages 91–108. Springer-Verlag, 1999.
- [13] C. Flanagan, S. N. Freund, and S. Qadeer. Thread-modular verification for shared-memory programs. In *Proc. 2002 European Symposium on Programming*, pages 262–277. Springer-Verlag, 2002.
- [14] C. Flanagan and S. Qadeer. Thread-modular model checking. In Proc. 10th SPIN workshop, pages 213–224, May 2003.
- [15] C. Flanagan and S. Qadeer. A type and effect system for atomicity. In Proceedings of the ACM SIGPLAN 2003 conference on Programming Language Design and Implementation, pages 338–349, 2003.
- [16] D. Giannakopoulou, C. S. Pasareanu, and H. Barringer. Assumption generation for software component verification. In ASE'02: Automated Software Engineering, pages 3–12, 2002.
- [17] D. Grossman. Type-safe multithreading in cyclone. In Proceedings of the 2003 ACM SIGPLAN International workshop on Types in Languages Design and Implementation, pages 13–25, 2003.
- [18] N. A. Hamid, Z. Shao, V. Trifonov, S. Monnier, and Z. Ni. A syntactic approach to foundational proof-carrying code. In *Proc. Seventeenth*

Annual IEEE Symposium on Logic In Computer Science (LICS'02), pages 89–100. IEEE Computer Society, July 2002.

- [19] K. Havelund and T. Pressburger. Model checking Java programs using Java pathfi nder. *Software Tools for Technology Transfer (STTT)*, 2(4):72–84, 2000.
- [20] T. A. Henzinger, R. Jhala, and R. Majumdar. Race checking by context inference. In *PLDI'04: Programming Language Design and Implementation*, pages 1–13, 2004.
- [21] C. A. R. Hoare. Communicating sequential processes. *Communica*tions of the ACM, 21(8):666–677, 1978.
- [22] G. J. Holzmann. Proving properties of concurrent systems with SPIN. In Proc. 6th International Conference on Concurrency Theory (CONCUR'95), volume 962 of LNCS, pages 453–455. Springer, 1995.
- [23] C. B. Jones. Tentative steps toward a development method for interfering programs. ACM Trans. on Programming Languages and Systems, 5(4):596–619, 1983.
- [24] L. Lamport. The temporal logic of actions. ACM Trans. on Programming Languages and Systems, 16(3):872–923, May 1994.
- [25] R. Milner. A Calculus of Communicating Systems. Springer-Verlag New York, Inc., 1982.
- [26] G. Morrisett, K. Crary, N. Glew, D. Grossman, R. Samuels, F. Smith, D. Walker, S. Weirich, and S. Zdancewic. TALx86: a realistic typed assembly language. In 1999 ACM SIGPLAN Workshop on Compiler Support for System Software, pages 25–35, Atlanta, GA, May 1999.
- [27] G. Morrisett, D. Walker, K. Crary, and N. Glew. From System F to typed assembly language. In *Proc. 25th ACM Symp. on Principles of Prog. Lang.*, pages 85–97. ACM Press, Jan. 1998.
- [28] G. Necula. Proof-carrying code. In Proc. 24th ACM Symp. on Principles of Prog. Lang., pages 106–119. ACM Press, Jan. 1997.
- [29] G. Necula and P. Lee. The design and implementation of a certifying compiler. In Proc. 1998 ACM Conf. on Prog. Lang. Design and Impl., pages 333–344, New York, 1998.
- [30] Z. Ni and Z. Shao. Certifi ed assembly programming with embedded code pointers. Technical report, Dec. 2004. http://flint.cs. yale.edu/publications/ecap.html.
- [31] P. W. O'Hearn. Resources, concurrency and local reasoning. In Proc. 15th International Conference on Concurrency Theory (CONCUR'04), volume 3170 of LNCS, pages 49–67, 2004.
- [32] C. Paulin-Mohring. Inductive definitions in the system Coq-rules and properties. In Proc. TLCA, volume 664 of LNCS, 1993.
- [33] S. Qadeer and J. Rehof. Context-bounded model checking of concurrent software. In *TACAS'05: Tools and Algorithms for the Construction and Analysis of Systems*, pages 93–107, 2005.
- [34] J. H. Reppy. CML: A higher concurrent language. In Proc. 1991 Conference on Programming Language Design and Implementation, pages 293–305, Toronto, Ontario, Canada, 1991. ACM Press.
- [35] E. W. Stark. A proof technique for rely/guarantee properties. In Proc. 5th Conf. on Foundations of Software Technology and Theoretical Computer Science, volume 206 of LNCS, pages 369–391, 1985.
- [36] K. Stølen. A method for the development of totally correct sharedstate parallel programs. In *Proc. 2nd International Conference on Concurrency Theory (CONCUR'91)*, pages 510–525, 1991.
- [37] The Coq Development Team. The Coq proof assistant reference manual. The Coq release v7.1, Oct. 2001.
- [38] B. Werner. Une Théorie des Constructions Inductives. PhD thesis, A L'Université Paris 7, Paris, France, 1994.
- [39] A. K. Wright and M. Felleisen. A syntactic approach to type soundness. *Information and Computation*, 115(1):38–94, 1994.
- [40] E. Yahav. Verifying safety properties of concurrent Java programs using 3-valued logic. In Proc. 28th ACM Symp. on Principles of Prog. Lang., pages 27–40, New York, NY, USA, 2001. ACM Press.
- [41] D. Yu, N. A. Hamid, and Z. Shao. Building certified libraries for PCC: Dynamic storage allocation. In Proc. 2003 European Symposium on Programming, LNCS Vol. 2618, pages 363–379, 2003.
- [42] D. Yu and Z. Shao. Verifi cation of safety properties for concurrent assembly code. In *Proc. 2004 ACM SIGPLAN Int'l Conf. on Functional Prog.*, September 2004.

# A. The Soundness of CMAP

# Lemma A.1 (Progress)

 $\Phi = (Inv, \Delta, \Psi). If there exists \Theta, p, g, A and G such that$  $<math display="block">\Phi; \Theta; (p, g, A, G) \vdash ((\mathbb{M}, \mathbb{R}), \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I}), then (Inv \mathbb{M}), and there exists a program \widetilde{\mathbb{P}} such that ((\mathbb{M}, \mathbb{R}), \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I}) \longmapsto \widetilde{\mathbb{P}}.$ 

**Proof sketch:** By induction over the structure of  $\mathbb{I}$ . (*Inv*  $\mathbb{M}$ ) holds by the assumption and the inversion of the rule PROG. In the cases where  $\mathbb{I}$  starts with add, sub, movi, fork, exit, or yield, the program can always make a step by the definition of the operational semantics (recall in our abstract machine we always assume there is an "idle" thread in  $\mathbb{Q}$ , therefore the instructions fork and exit can go through). In the cases where  $\mathbb{I}$  starts with Id and st, the side conditions for make a step, as defined by the operational semantics, are established by the rules LD and ST. In the cases where  $\mathbb{I}$  starts with bgt or beq, or where  $\mathbb{I}$  is jd, the operatinal semantics may fetch a code block from the code heap; such a code block exists by the inversion of the rule CDHP.

#### Lemma A.2 (Preservation)

If  $\Phi; \Theta; (p, g, \mathbb{A}, \mathbb{G}) \vdash \mathbb{P}$  and  $\mathbb{P} \longmapsto \widetilde{\mathbb{P}}$ , where  $\mathbb{P} = (\mathbb{S}, \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I})$ and  $\widetilde{\mathbb{P}} = (\widetilde{\mathbb{S}}, \widetilde{\mathbb{Q}}, \mathbb{T}, \mathbb{C}, \widetilde{\mathbb{I}})$ , then there exist  $\widetilde{\Theta}$ ,  $\widetilde{p}$ ,  $\widetilde{g}$ ,  $\widetilde{\mathbb{A}}$  and  $\widetilde{\mathbb{G}}$  such that  $\Phi; \widetilde{\Theta}; (\widetilde{p}, \widetilde{g}, \widetilde{\mathbb{A}}, \widetilde{\mathbb{G}}) \vdash \widetilde{\mathbb{P}}$ .

**Proof sketch.** By the assumption  $\Phi; \Theta; (p, g, A, G) \vdash \mathbb{P}$  and the inversion of the rule PROG, we know that

- 1.  $(Inv, \Delta, \Psi) = \Phi$ ,  $(\mathbb{M}, \mathbb{R}) = \mathbb{S}$ ,  $t = \mathbb{S}(rt)$ ;
- 2.  $\Phi \vdash \mathbb{T}$ ;
- 3.  $\Phi \vdash \mathbb{C}$ ;
- 4.  $(Inv \land p) S;$
- 5.  $\Phi$ ; (p, g, A, G)  $\vdash$  I;
- 6.  $\Phi; \Theta; (g, \mathbb{S}) \vdash \mathbb{Q};$
- 7.  $NI(\Theta\{t \rightsquigarrow (p, \mathbb{A}, \mathbb{G})\}, \mathbb{Q}\{t \rightsquigarrow (\mathbb{R}, \mathbb{I})\})$  (see Section 4.4 for the definition of NI).

We prove the lemma by induction over the structure of  $\mathbb{I}$ . Here we only give the detailed proof of cases where  $\mathbb{I}$  starts with fork and yield. Proof for the rest cases are trivial.

Case  $\mathbb{I} = \text{fork } h, r; \mathbb{I}''.$ 

By the operational semantics, we know that  $\widetilde{\mathbb{S}} = \mathbb{S}$ ,  $\widetilde{\mathbb{Q}} = \mathbb{Q}\{t' \rightsquigarrow (\mathbb{R}', \mathbb{I}')\}$ , and  $\widetilde{\mathbb{I}} = \mathbb{I}''$ , where  $\mathbb{R}' = \{r_0 \rightsquigarrow \_, \ldots, r_{15} \rightsquigarrow \_, rt \rightsquigarrow t', ra \rightsquigarrow \mathbb{S}(r)\}$ ,  $\mathbb{I}' = \mathbb{T}(h)$ ,  $t' \notin dom(\mathbb{Q})$  and  $t' \neq t$ . According to 5 and the inversion of the FORK rule, we know that there exist  $p', \mathbb{A}', \mathbb{G}', \mathbb{A}''$  and  $\mathbb{G}''$  such that

f.1  $(p', \mathbb{A}', \mathbb{G}') = \Delta(h);$ 

- f.2  $\mathbb{A} \Rightarrow \mathbb{A}'', \mathbb{G}'' \Rightarrow \mathbb{G}, (\mathbb{A} \lor \mathbb{G}'') \Rightarrow \mathbb{A}', \text{ and } \mathbb{G}' \Rightarrow (\mathbb{G} \land \mathbb{A}'');$
- $\begin{array}{l} \text{f.3 }\forall (\mathbb{M},\mathbb{R}).\forall \mathbb{R}'.\forall \mathbb{M}'.(\mathit{Inv} \land p) \ (\mathbb{M},\mathbb{R}) \Rightarrow \mathbb{R}(\mathsf{rt}) \neq \mathbb{R}'(\mathsf{rt}) \Rightarrow \mathbb{R}(r) = \\ \mathbb{R}'(\mathsf{ra}) \Rightarrow g \ \mathbb{R} \ \mathbb{M} \ \mathbb{M}' \Rightarrow p' \ (\mathbb{M}',\mathbb{R}'); \end{array}$
- f.4  $(Inv, \Delta, \Psi); (p, g, \mathbb{A}'', \mathbb{G}'') \vdash \mathbb{I}''$

Then we let  $\widetilde{\Theta} = \Theta\{t' \rightsquigarrow (p', \mathbb{A}', \mathbb{G}')\}, \widetilde{p} = p, \widetilde{g} = g, \widetilde{\mathbb{A}} = \mathbb{A}'',$ and  $\widetilde{\mathbb{G}} = \mathbb{G}''.$ 

According to the rule PROG, to prove  $\Phi; \widetilde{\Theta}; (\widetilde{p}, \widetilde{g}, \widetilde{\mathbb{A}}, \widetilde{\mathbb{G}}) \vdash \widetilde{\mathbb{P}}$ , we need prove the following:

- $\Phi \vdash \mathbb{T}$  and  $\Phi \vdash \mathbb{C}$ . They trivially follow 2 and 3. Since these two conditions never change, we will omit the proof of them in the following cases.
- (*Inv* ∧ p) S. By 4.
- $\Phi$ ; (p, g,  $\mathbb{A}'', \mathbb{G}''$ )  $\vdash \mathbb{I}''$ . By f.4.
- $\Phi; \widetilde{\Theta}; (g, \mathbb{S}) \vdash \mathbb{Q}$ . By 6 and the inversion of the rule DTHRDS, we need check the following for the new thread t':
  - $\forall \mathbb{M}', \mathbb{M}''.(Inv \land p')(\mathbb{M}', \mathbb{R}') \Rightarrow \mathbb{A}' \ \mathbb{R}' \ \mathbb{M}' \ \mathbb{M}'' \Rightarrow p'(\mathbb{M}'', \mathbb{R}').$  By 2 and the inversion of the rule THRDS.

- (*Inv*, Δ, Ψ); (p', G', A', G') ⊢ I'. By 2 and the inversion of the rule THRDS.
- $\forall \mathbb{M}''.g \ \mathbb{S} \ \mathbb{M}'' \Rightarrow p' \ (\mathbb{M}'', \mathbb{R}').$  By 4, and f.3.
- $\operatorname{NI}(\widetilde{\Theta} \{ t \rightsquigarrow (p, \mathbb{A}'', \mathbb{G}'') \}, \widetilde{\mathbb{Q}} \{ t \rightsquigarrow (\mathbb{R}, \mathbb{I}'') \})$ . By 4, 7, f.2, and Lemma 3.4.

Case  $\mathbb{I} =$ yield;  $\mathbb{I}''$ .

By the operational semantics, we know that  $\tilde{\mathbb{S}} = (\mathbb{M}, \mathbb{R}'), \mathbb{Q} = (\mathbb{Q}\{\mathbb{R}(\mathsf{rt}) \rightsquigarrow (\mathbb{R}, \mathbb{I}'')\}) \setminus \{t\}$ , and  $\tilde{\mathbb{I}} = \mathbb{I}'$ , where  $t \in dom(\mathbb{Q})$  and  $(\mathbb{R}', \mathbb{I}') = \mathbb{Q}(t)$  or  $t = \mathbb{R}(\mathsf{rt})$  and  $(\mathbb{R}', \mathbb{I}') = (\mathbb{R}, \mathbb{I}'')$ .

If  $t = \mathbb{R}(rt)$ , the yield instruction is like a no-op instruction. The proof is trivial. So we just consider the case that  $t \in dom(\mathbb{Q})$  and  $(\mathbb{R}', \mathbb{I}') = \mathbb{Q}(t)$ .

We let  $\widetilde{\Theta} = (\Theta\{\mathbb{R}(\mathsf{rt}) \rightsquigarrow (p, \mathbb{A}, \mathbb{G})\}) \setminus \{t\}, \widetilde{p} = p', \widetilde{g} = \mathbb{G}', \widetilde{\mathbb{A}} = \mathbb{A}', \text{ and } \widetilde{\mathbb{G}} = \mathbb{G}', \text{ where } (p', \mathbb{A}', \mathbb{G}') = \Theta(t). \text{ According to the rule PROG, to prove } \Phi; \widetilde{\Theta}; (\widetilde{p}, \widetilde{g}, \widetilde{\mathbb{A}}, \widetilde{\mathbb{G}}) \vdash \widetilde{\mathbb{P}}, \text{ we need prove:}$ 

 (*Inv* ∧ p') (M, ℝ'). By 4 we know that *Inv* (M, ℝ') (note that *Inv* is independent of ℝ).

By 6 and the inversion of the DTHRDS rule, we know that  $\forall \mathbb{M}''.g \otimes \mathbb{M}'' \Rightarrow p' (\mathbb{M}'', \mathbb{R}')$ , also by 4, 5 and the inversion of the YIELD rule we get  $g \otimes \mathbb{M}$ . Therefore we can prove  $p' (\mathbb{M}, \mathbb{R}')$ .

- $\Phi$ ;  $(p', \mathbb{G}', \mathbb{A}', \mathbb{G}') \vdash \mathbb{I}'$ . By 6 and the inversion of DTHRDS.
- $\Phi; \widetilde{\Theta}; (\mathbb{G}', (\mathbb{M}, \mathbb{R}')) \vdash \widetilde{\mathbb{Q}}$ . To prove this, we only check the following for the yielding thread:
  - $\forall \mathbb{M}', \mathbb{M}''.(Inv \land p)(\mathbb{M}', \mathbb{R}) \Rightarrow \mathbb{A} \mathbb{R} \mathbb{M}' \mathbb{M}'' \Rightarrow p(\mathbb{M}'', \mathbb{R}).$ This follows 5 and the inversion of the rule YIELD.
  - (*Inv*, Δ, Ψ); (p, G, A, G) ⊢ I". This follows 5 and the inversion of the rule YIELD.
  - $\forall \mathbb{M}''.\mathbb{G}' \ \mathbb{R}' \ \mathbb{M} \ \mathbb{M}'' \Rightarrow p (\mathbb{R}, \mathbb{M}'').$  By 7 we know  $\forall \mathbb{M}', \mathbb{M}''.\mathbb{G}' \ \mathbb{R}' \ \mathbb{M}' \ \mathbb{M}'' \Rightarrow \mathbb{A} \ \mathbb{R} \ \mathbb{M}' \ \mathbb{M}''.$  Therefore, we only need prove:  $\forall \mathbb{M}''.\mathbb{A} \ \mathbb{R} \ \mathbb{M} \ \mathbb{M}'' \Rightarrow p (\mathbb{M}'', \mathbb{R}).$  By 5, the inversion of the rule YIELD, and 4 we get it.

• 
$$\operatorname{NI}(\widetilde{\Theta}\{t \rightsquigarrow (p', \mathbb{A}', \mathbb{G}')\}, \widetilde{\mathbb{Q}}\{t \rightsquigarrow (\mathbb{R}', \mathbb{I}')\})$$
, which follows 7.

#### Theorem A.3 (Soundness)

 $\Phi = (Inv, \Delta, \Psi). If there exists \Theta, p, g, A and G such that$  $<math>\Phi; \Theta; (p, g, A, G) \vdash \mathbb{P}_0$ , then for any  $n \ge 0$ , there exist M, R,  $\mathbb{Q}, \mathbb{T}, \mathbb{C}$  and I such that  $\mathbb{P}_0 \xrightarrow{n} ((\mathbb{M}, \mathbb{R}), \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I})$  and (Inv M). **Proof sketch**. Given the progress and the preservation lemmas, this theorem can be easily proved by induction over *n*. However, instead of proving (Inv M), we need strengthen the induction hypothesis and prove " $\Phi; \widetilde{\Theta}; (\widetilde{p}, \widetilde{g}, \widetilde{A}, \widetilde{G}) \vdash ((\mathbb{M}, \mathbb{R}), \mathbb{Q}, \mathbb{T}, \mathbb{C}, \mathbb{I})$ for some  $\widetilde{\Theta}, \widetilde{p}, \widetilde{g}, \widetilde{A}$  and  $\widetilde{G}$ ".

## **B.** Partial Correctness of A Lock-Free Program

Figure 16 and 17 give the CMAP implementation of the GCD algorithm shown in Figure 15, where two threads collaborate to compute the greatest common divisor of two numbers. This is a lockfree algorithm, *i.e.*, no synchronization is required to ensure the non-interference even if atomic operations are machine instructions. To show the lock-free property, we insert yield instructions at every program point of the chld thread (some yield instructions are omitted in the main thread for clarity).

In Figure 18 we show definitions of assertions used to specify the program. The following formulae show the specifications of static threads, and the initial memory and instruction sequence.

```
\begin{array}{l} \mathit{Inv} \equiv \mathtt{True} \\ \Delta \ \equiv \{\mathtt{main} \rightsquigarrow (\mathtt{True}, \mathbb{A}_0, \mathbb{G}_0), \mathtt{chld} \rightsquigarrow (\mathtt{p}_2 \land \mathtt{p}_8, \mathbb{A}_g, \mathbb{G}_g) \} \\ \mathtt{Initial} \ \mathbb{M} \equiv \{\mathtt{a} \rightsquigarrow \lrcorner, \mathtt{b} \rightsquigarrow \lrcorner, \mathtt{flag} \rightsquigarrow \lrcorner, (\mathtt{flag} + 1) \rightsquigarrow \lrcorner\} \\ \mathtt{Initial} \ \mathbb{I} \ \equiv \mathtt{jd} \ \mathtt{begn} \end{array}
```

Variables:	
nat a, b;	
nat[2] flag;	
	<pre>void gcd(int x){</pre>
Main:	while $(a \neq b)$ {
$\mathtt{a}:=\alpha;  \mathtt{b}:=\beta;$	$\texttt{if}\;((\texttt{a} > \texttt{b})\&\&(\texttt{x} = \texttt{0}))$
flag[0] := 0;	a := a - b;
fork(gcd, 0);	$\texttt{else if} \; ((\texttt{a} < \texttt{b})\texttt{\&}\texttt{\&}(\texttt{x} = \texttt{1}))$
flag[1] := 0;	b := b - a;
fork(gcd, 1);	}
while $(!flag[0])$	flag[x] := 1;
yield;	}
while(!flag[1])	
yield;	
post proc	

Figure 15. GCD: high-level program

$\begin{array}{l} \texttt{main}: -\{(\texttt{True}, \mathbb{A}_0, \mathbb{G}_0)\} \\ \texttt{jd} \texttt{begn} \\ \texttt{begn}: -\{(\texttt{True}, \mathbb{G}_0, \mathbb{A}_0, \mathbb{G}_0)\} \\ \texttt{movi} \texttt{r}_0, \alpha \\ \texttt{movi} \texttt{r}_1, \texttt{a} \\ \texttt{st} \texttt{r}_1(0), \texttt{r}_0 \end{array}$	$\begin{array}{rl} \texttt{next}: & -\{\texttt{p}_2,\texttt{g}, \mathbb{A}_1, \mathbb{G}_1\} \\ & \texttt{yield} \\ & \texttt{st}\texttt{r}_1(1), \texttt{r}_0 \\ & \texttt{yield} \\ & \texttt{movi}\texttt{r}_2, 1 \\ & \texttt{fork}\texttt{chld}, \texttt{r}_2 \end{array}$
yield movi $r_0, \beta$ movi $r_1, b$	$\begin{array}{l} \texttt{join}_1:-\{\texttt{p}_2\land\texttt{p}_3,\texttt{g},\mathbb{A}_2,\mathbb{G}_2\}\\ \texttt{yield}\\ \texttt{ld}\texttt{r}_2,\texttt{r}_1(0) \end{array}$
st r <sub>1</sub> (0), r <sub>0</sub> yield movi r <sub>0</sub> , 0 movi r <sub>1</sub> , flag	$\begin{array}{c} beq \ r_0, r_2, join_1\\ join_2: -\{p_2 \land p_4, g, \mathbb{A}_2, \mathbb{G}_2\}\\ yield\\ ld \ r_2, r_1(1) \end{array}$
st r1(0), r0 yield movi r2, 0 fork chld, r2	$\begin{array}{l} & \text{beq } r_0, r_2, \text{join}_2 \\ \text{post}: & -\{(p_2 \wedge p_5, g, \mathbb{A}_2, \mathbb{G}_2)\} \\ & \text{yield} \\ & \cdots \end{array}$

Figure 16. GCD: the main thread

Inv is simply set to True. The partial correctness of the gcd algorithm is inferred by the fact that  $p_2$  is established at the entry point and  $\mathbb{G}_g$  is satisfied.

Two child threads are created using the same static thread chld. They use thread arguments to distinguish their task. Correspondingly, the assumption  $\mathbb{A}_g$  and  $\mathbb{G}_g$  of the static thread chld also use the thread argument to distinguish the specification of different dynamic copies. The child thread does not change its assumption and guarantee throughout its lifetime. Therefore we omit  $\mathbb{A}_g$  and  $\mathbb{G}_g$  in the code heap specifications. Since we insert yield instructions at every program point, every local guarantee is simply  $\mathbb{G}_g$ , which is also omitted in the specifications.

At the data initiation stage, the main thread assumes no threads in the environment changes a, b and the flags, and guarantees nothing, as shown in  $A_0$  and  $\mathbb{G}_0$  (see Figure 18). After creating child threads, the main thread changes its assumption and guarantee to reflect the changing environment. The new assumption is just the disjunction of the previous assumption and the guarantee of the new thread (instantiated by the thread id and thread argument), similarly the new guarantee is the conjunction of the previous guarantee and the new thread's assumption.

This example also shows how thread join can be implemented in CMAP by synchronization. We use one flag for each thread to indicate if the thread is alive or not. The assumptions and guarantees of the main thread also take advantages of these flags so that it can weaken its guarantee and strengthen its assumption after the child threads die.

	$calc_1$	$: - \{p_2 \land p_9 \land p_{12}\}$
$\texttt{chld}: -\{(\texttt{p}_2 \land \texttt{p}_8, \mathbb{A}_g, \mathbb{G}_g)\}$		yield
jd gcd		beq r0, ra, cld1
$gcd: -\{p_2 \land p_8\}$		yield
yield		jd loop
movi r <sub>0</sub> ,0	$cld_1:$	$-\{p_2 \wedge p_9 \wedge p_{13}\}$
$\texttt{loop}:-\{\texttt{p}_2\land\texttt{p}_8\land\texttt{p}_9\}$		yield
yield		$sub r_3, r_1, r_2$
$\operatorname{Id} r_1, r_0(\mathbf{a})$		yield
yield		$st r_0(a), r_3$
$-\{p_2 \land p_9 \land p_{10}\}$		yield
$\operatorname{Id} r_2, r_0(b)$		jd loop
yield	$calc_2$	$: -\{p_2 \land p_9 \land p_{14}\}$
$-\{p_2 \wedge p_9 \wedge p_{11}\}$		yield
$beq r_1, r_2, done$		movir <sub>3</sub> ,1
yield		yield
bgt $r_1, r_2, calc_1$		beq r3, ra, cld2
yield		yield
jd calc <sub>2</sub>		jd loop
done : $-\{p_1 \land p_2 \land p_8\}$	$cld_2$ :	$-\{p_2 \wedge p_9 \wedge p_{15}\}$
yield		yield
movi r <sub>0</sub> , 1		sub $r_3, r_2, r_1$
yield		yield
st ra(flag), ro		$st r_0(b), r_3$
exit		yield
		jd loop
		· •

Figure 17. GCD: the chld thread

$\begin{array}{ll} \operatorname{id}_1 \equiv \mathtt{a} = \mathtt{a}' & \operatorname{id}_2 \equiv \mathtt{b} = \mathtt{b}' \\ \operatorname{id}_3 \equiv (\mathtt{flag}[0] = \mathtt{flag}'[0]) \land (\mathtt{flag}[1] = \mathtt{flag}'[1]) \end{array}$
$\mathbb{G}_0 \equiv \texttt{True} \qquad \mathbb{A}_0 \equiv \texttt{id}_1 \wedge \texttt{id}_2 \wedge \texttt{id}_3$
$\begin{array}{l} \texttt{p} & \equiv \texttt{id}_2 \land (\texttt{a} > \texttt{b} \Rightarrow (\texttt{GCD}(\texttt{a},\texttt{b}) = \texttt{GCD}(\texttt{a}',\texttt{b}'))) \land (\texttt{a} \le \texttt{b} \Rightarrow \texttt{id}_1) \\ \texttt{p}' & \equiv \texttt{id}_1 \land (\texttt{a} < \texttt{b} \Rightarrow (\texttt{GCD}(\texttt{a},\texttt{b}) = \texttt{GCD}(\texttt{a}',\texttt{b}'))) \land (\texttt{a} \ge \texttt{b} \Rightarrow \texttt{id}_2) \end{array}$
$  \mathbb{G}_g \equiv (\texttt{flag}'[\texttt{ra}] = 0 \Rightarrow (([\texttt{ra}] = 0 \land p) \lor ([\texttt{ra}] = 1 \land p'))) \\ \land (\texttt{flag}'[\texttt{ra}] = 1 \Rightarrow (\texttt{id}_1 \land \texttt{id}_2 \land \texttt{a}' = \texttt{b}')) \\ \land (\texttt{flag}[\texttt{ra}] = 1 \Rightarrow \mathbb{S} = \mathbb{S}') \\ \land (\texttt{flag}[1 - \texttt{ra}] = \texttt{flag}'[1 - \texttt{ra}]) $
$ \mathbb{A}_g \equiv (\mathbf{flag}'[\mathbf{ra}] = 0) \Rightarrow ((\mathbf{flag}[\mathbf{ra}] = \mathbf{flag}'[\mathbf{ra}]) \\ \wedge (([\mathbf{ra}] = 0 \land \mathbf{p}') \lor ([\mathbf{ra}] = 1 \land \mathbf{p}))) $
$ \begin{array}{l} \mathbb{G}_1 \ \equiv \mathbb{G}_0 \land (\texttt{flag}'[0] = 0 \Rightarrow ((\texttt{flag}[0] = \texttt{flag}'[0]) \land \texttt{p}')) \\ \mathbb{A}_1 \ \equiv \mathbb{A}_0 \lor ((\texttt{flag}[1] = \texttt{flag}'[1]) \land (\texttt{flag}'[0] = 0 \Rightarrow \texttt{p}) \\ \land (\texttt{flag}'[0] = 1 \Rightarrow (\texttt{id}_1 \land \texttt{id}_2 \land \texttt{a}' = \texttt{b}'))) \\ \land (\texttt{flag}[0] = 1 \Rightarrow \mathbb{S} = \mathbb{S}')) \end{array} $
$\begin{array}{l} \mathbb{G}_2 \ \equiv \mathbb{G}_1 \land (\texttt{flag}'[1] = 0 \Rightarrow ((\texttt{flag}[1] = \texttt{flag}'[1]) \land p)) \\ \mathbb{A}_2 \ \equiv \mathbb{A}_1 \lor ((\texttt{flag}[0] = \texttt{flag}'[0]) \land (\texttt{flag}'[1] = 0 \Rightarrow p') \\ \land (\texttt{flag}'[1] = 1 \Rightarrow (\texttt{id}_1 \land \texttt{id}_2 \land \texttt{a}' = \texttt{b}'))) \\ \land (\texttt{flag}[1] = 1 \Rightarrow \mathbb{S} = \mathbb{S}')) \end{array}$
$\begin{array}{ll} \mathbf{g} & \equiv \mathbb{S} = \mathbb{S}' & \mathbf{p}_1 \equiv \mathbf{a} = \mathbf{b} & \mathbf{p}_2 \equiv \mathrm{GCD}(\mathbf{a}, \mathbf{b}) = \mathrm{GCD}(\alpha, \beta) \\ \mathbf{p}_3 & \equiv \mathtt{flag}[0] = 0 \lor (\mathtt{flag}[0] = 1 \land \mathbf{p}_1) \\ \mathbf{p}_4 & \equiv (\mathtt{flag}[1] = 0 \lor \mathtt{flag}[1] = 1) \land \mathtt{flag}[0] = 1 \land \mathbf{p}_1 \\ \mathbf{p}_5 & \equiv \mathtt{flag}[0] = 1 \land \mathtt{flag}[1] = 1 \land \mathbf{p}_1 \end{array}$
$\begin{array}{l} p_6 &\equiv [ra] = 0 \land \mathtt{flag}[0] = 0 \qquad p_7 \equiv [ra] = 1 \land \mathtt{flag}[1] = 0 \\ p_8 &\equiv p_6 \lor p_7 \qquad p_9 \equiv [r_0] = 0 \\ p_{10} &\equiv (p_6 \land [r_1] = \mathtt{a}) \lor (p_7 \land ([r_1] \le \mathtt{b} => [r_1] = \mathtt{a})) \\ p_{11} &\equiv (p_6 \land [r_1] = \mathtt{a} \land ([r_1] \ge [r_2] => [r_2] = \mathtt{b})) \\ &\lor (p_7 \land [r_2] = \mathtt{b} \land ([r_1] \le [r_2] => [r_1] = \mathtt{a})) \end{array}$
$\begin{array}{l} p_{12}\equiv [r_1]>[r_2]\wedge([ra]=0\Rightarrow (\texttt{flag}[0]=0\wedge[r_1]=\texttt{a}\wedge[r_2]=\texttt{b}))\\ p_{13}\equiv p_6\wedge[r_1]>[r_2]\wedge[r_1]=\texttt{a}\wedge[r_2]=\texttt{b}\\ p_{14}\equiv [r_1]<[r_2]\wedge([ra]=1\Rightarrow (\texttt{flag}[1]=0\wedge[r_1]=\texttt{a}\wedge[r_2]=\texttt{b}))\\ p_{15}\equiv p_7\wedge[r_1]<[r_2]\wedge[r_1]=\texttt{a}\wedge[r_2]=\texttt{b} \end{array}$

Figure 18. GCD: Assertion Definitions