

CS 428/528 Lecture 11: CCAL and mC2


Zhong Shao

Yale University


February 20, 2024

Concurrent Framework [OSDI'16, PLDI'18]


certified sequential kernel




Concurrent Framework [OSDI'16, PLDI'18]



Concurrent Framework [OSDI'16, PLDI'18]




Concurrent Framework [OSDI'16, PLDI'18]




Contribution

Certified Concurrent Abstraction Layers



Contribution



Case Study

```
struct ticket_lock {
    volatile uint n, t;
};
//Methods provided by L0
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
//M1 module
void acq () {
    uint my_t = FAI_t();
    while(get_n()!=my_t){};
    hold();
}
void rel () {
    inc_n();
}
```

```
//Methods provided by L1
extern void acq();
extern void rel();
extern cpu_id();
//M2 module
int x = 0; //shared variable x
void update_x () {
    acq(); x += cpu_id(); rel();
}
//Methods provided by L2
extern void update_x();
//Client program P
//Thread running on CPU 1
void T1 () { update_x(); }
//Thread running on CPU 2
void T2 () { update_x(); }
```


Case Study

```
struct ticket_lock {
    volatile uint n, t;
};
//Methods provided by L0
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
//M1 module
void acq () {
    uint my_t = FAI_t();
    while(get_n()!=my_t){};
    hold();
}
void rel () {
    inc_n();
}
```

```
//Methods provided by L1
extern void acq();
extern void rel();
extern cpu_id();
//M2 module
int x = 0; //shared variable x
void update_x () {
    acq(); x += cpu_id(); rel();
}
//Methods provided by L2
extern void update_x();

//Client program P
//Thread running on CPU 1
void T1 () { update_x(); }
//Thread running on CPU 2
void T2 () { update_x(); }
```

Case Study

```
struct ticket_lock {
    volatile uint n, t;
};
//Methods provided by L0
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
//M1 module
void acq () {
    uint my_t = FAI_t();
    while(get_n()!=my_t){};
    hold();
}
void rel () {
    inc_n();
}
```

```
//Methods provided by L1
extern void acq();
extern void rel();
extern cpu_id();
//M2 module
int x = 0; //shared variable x
void update_x () {
    acq(); x += cpu_id(); rel();
}
//Methods provided by L2
extern void update_x();

//Client program P
//Thread running on CPU 1
void T1 () { update_x(); }
//Thread running on CPU 2
void T2 () { update_x(); }
```

Strategies and Game Semantics

strategy $\psi_p[i]$

How will the program p generate **events** on behalf of CPU i at each step regarding the given **logical log** l ?

Strategies and Game Semantics

$$\psi_{\text{FAI}_t} [1]$$



logical
log l




Strategies and Game Semantics

$$\psi_{\text{FAI}_t} [1]$$



logical
log I




\$2

Strategies and Game Semantics

$$\psi_{\text{FAI}_t} [1]$$



logical
log l



Strategies and Game Semantics

$$\psi_{\text{FAI}_t} [1]$$



logical
log l



\$3

Strategies and Game Semantics

Lo[i]


```
extern uint FAI_t();
```

```
extern uint get_n();
```


```
extern void inc_n();
```

```
extern void hold();
```


Strategies and Game Semantics




Strategies and Game Semantics



```
void acq () {  
  uint my_t = FAI_t();  
  while(get_n()!=my_t){};  
  hold();  
}
```



Macq



Strategies and Game Semantics

```
void acq () {  
  uint my_t = FAI_t();  
  while(get_n()!=my_t){};  
  hold();  
}
```

Macq





Strategies and Game Semantics

```

void acq () {
  uint my_t = FAI_t();
  while(get_n()!=my_t){};
  hold();
}
    
```



Macq



Strategies and Game Semantics

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n()!=my_t){};  
    hold();  
}
```

Macq




Strategies and Game Semantics

strategy (`Macq`) `Lo[i]`

Given the current **log** l , how the module `Macq` running over `Lo[i]` will generate **events** on behalf of CPU i at each step.

Strategies and Game Semantics

$$\left(\mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \mid \mathbf{L0[1]} \right)$$



//Methods provided by **L₀**

```
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
```

//**M₁** module

```
void acq () {
    uint my_t = FAI_t();
    while(get_n()!=my_t){};
    hold();
}
void rel () { inc_n(); }
```

//**M₂** module

```
int x = 0; //shared variable x
void update_x () {
    acq(); x += cpu_id(); rel();
}
```

//Methods provided by **L₂**

```
extern void update_x();
```

//Client program **P**

//Thread running on CPU 1


```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

C

Strategies and Game Semantics



*//Methods provided by **L0***

```
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
```

*//**M1** module*

```
void acq () {
    uint my_t = FAI_t();
    while(get_n()!=my_t){};
    hold();
}
void rel () { inc_n(); }
```

*//**M2** module*

```
int x = 0; //shared variable x
void update_x () {
    acq(); x += cpu_id(); rel();
}
```

*//Methods provided by **L2***

```
extern void update_x();
```

*//Client program **P***

//Thread running on CPU 1


```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```


Strategies and Game Semantics

$$\left(\mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \mid \mathbf{L0[1]} \right)$$



//Methods provided by **L0**

```
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
```

//**M1** module

```
void acq () {
  uint my_t = FAI_t();
  while(get_n()!=my_t){};
  hold();
}
void rel () { inc_n(); }
```

//**M2** module

```
int x = 0; //shared variable x
void update_x () {
  acq(); x += cpu_id(); rel();
}
```

//Methods provided by **L2**

```
extern void update_x();
```

//Client program **P**

//Thread running on CPU 1

```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

C

Strategies and Game Semantics

$$\left(\boxed{P} \oplus \boxed{M1} \oplus \boxed{M2} \right) \text{LO}[1]$$



?l, !1.FAI_t, \$t

logical
log l




Strategies and Game Semantics

$$\left(\mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \right) \text{L0}[1]$$




?l, !1.FAI_t, \$t

logical
log l



\$2

Strategies and Game Semantics



//Methods provided by **L0**

```
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
```

//**M1** module

```
void acq () {
    uint my_t = FAI_t();
    while(get_n() != my_t){};
    hold();
}
void rel () { inc_n(); }
```

//**M2** module

```
int x = 0; //shared variable x
void update_x () {
    acq(); x += cpu_id(); rel();
}
```

//Methods provided by **L2**

```
extern void update_x();
```

//Client program **P**


//Thread running on CPU 1

```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

Strategies and Game Semantics



//Methods provided by L₀

```
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
```

//M₁ module

```
void acq () {
    uint my_t = FAI_t();
    while(get_n()!=my_t){};
    hold();
}
void rel () { inc_n(); }
```

//M₂ module

```
int x = 0; //shared variable x
void update_x () {
    acq(); x += cpu_id(); rel();
}
```

//Methods provided by L₂

```
extern void update_x();
```

//Client program P


//Thread running on CPU 1

```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

Strategies and Game Semantics



//Methods provided by **L0**

```
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
```

//**M1** module

```
void acq () {
    uint my_t = FAI_t();
    while(get_n()!=my_t){};
    hold();
}
void rel () { inc_n(); }
```

//**M2** module

```
int x = 0; //shared variable x
void update_x () {
    acq(); x += cpu_id(); rel();
}
```

//Methods provided by **L2**

```
extern void update_x();
```

//Client program **P**


//Thread running on CPU 1

```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

Strategies and Game Semantics



//Methods provided by L₀

```
extern uint get_n();
extern void inc_n();
extern uint FAI_t();
extern void hold();
```

//M₁ module

```
void acq () {
    uint my_t = FAI_t();
    while(get_n()!=my_t){};
    hold();
}
```

```
void rel () { inc_n(); }
```

//M₂ module

```
int x = 0; //shared variable x
void update_x () {
    acq(); x += cpu_id(); rel();
}
```

//Methods provided by L₂

```
extern void update_x();
```

//Client program P

//Thread running on CPU 1



```
void T1 () { update_x(); }
```

//Thread running on CPU 2




```
void T2 () { update_x(); }
```

C





Strategies and Game Semantics



Strategies and Game Semantics







Strategies and Game Semantics




logical log l

Strategies and Game Semantics




logical log l


Strategies and Game Semantics




Strategies and Game Semantics



$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[1]$$







$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[2]$$




logical log l

Strategies and Game Semantics





logical log I


Strategies and Game Semantics



$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[1]$$




$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[2]$$




logical log l


Strategies and Game Semantics



$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[1]$$







$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[2]$$




logical log I

Strategies and Game Semantics




logical log I


Strategies and Game Semantics



$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) L0[1]$$




$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) L0[2]$$




logical log I


Strategies and Game Semantics




Strategies and Game Semantics



$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[1]$$






$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[2]$$




logical log l

Strategies and Game Semantics




logical log I


Strategies and Game Semantics



$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[1]$$






$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[2]$$




logical log l

Strategies and Game Semantics




logical log I


Strategies and Game Semantics



$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[1]$$






$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[2]$$





logical log I

Strategies and Game Semantics



logical log l


Strategies and Game Semantics




$$[[P \oplus M1 \oplus M2] | L0[1,2]] := \{ \text{[]}, \text{[]}, \text{[]}, \text{[]}, \text{[]} \}$$

Set of logical logs


Strategies and Game Semantics




$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[1]$$








$$\left(\begin{array}{c} \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \end{array} \right) \text{L0}[2]$$



Specification



Strategies and Game Semantics





Specification





$x = 3$

Strategy Refinement



Strategy Refinement




Environment Context $\mathcal{E} \in \mathcal{R}$

Strategy Refinement



$$\psi(\varepsilon, l_0)$$

Strategy Refinement


$$\psi \leq_R \psi'$$




Strategy Refinement



Strategy Refinement



Add fuel (f) to prove **liveness**




Strategy Refinement




\leq_R

$\psi_{acq}[i]$



$\mathcal{R}_{j \neq i}$: will release lock within k steps




Strategy Refinement




\leq_R

$\psi_{acq}[i]$




$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps




Strategy Refinement



$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = c is bounded




Strategy Refinement



\leq_R

$\psi_{acq}[i]$




$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = c is bounded

mutual exclusion?




Strategy Refinement



\leq_R

$\psi_{acq}[i]$




$\mathcal{R}_{j \neq i}$: will release lock within k steps


\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$


mutual exclusion?




Certified Concurrent Abstraction Layer




Certified Concurrent Abstraction Layer




Horizontal Composition




Horizontal Composition





Certified Concurrent Abstraction Layer



Certified Concurrent Abstraction Layer




Certified Concurrent Abstraction Layer




Vertical Composition



\oplus



Vertical Composition



Parallel Composition


$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$



||



Parallel Composition

$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$



Parallel Composition


\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

$\Rightarrow \mathcal{E}_{hs}$



\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$



Case Study




$$\leq R \circ R'$$





$$(\text{P}) \text{L2}[1,2]$$

Case Study






$$\leq R \circ R'$$





$$\left(\begin{array}{c} P \end{array} \right) L2[1,2]$$

Case Study





$$\left(\begin{array}{c} \mathbf{P} \end{array} \right) \text{L2}[1,2]$$



Case Study






Case Study



Case Study



$R \circ R'$



Soundness

$$\llbracket P \oplus M1 \oplus M2 \rrbracket_{L0[1,2]} \sqsubseteq_{R \circ R'} \llbracket P \rrbracket_{L2[1,2]}$$

Soundness


\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$

$$\begin{aligned} & \llbracket \mathbf{P} \oplus \mathbf{M1} \oplus \mathbf{M2} \rrbracket_{L0[1,2]} \sqsubseteq_{R \circ R'} \llbracket \mathbf{P} \rrbracket_{L2[1,2]} \\ & = \left\{ \begin{array}{|c|c|} \hline 2.x+=2 & 1.x+=1 \\ \hline \end{array} , \begin{array}{|c|c|} \hline 1.x+=1 & 2.x+=2 \\ \hline \end{array} \right\} \end{aligned}$$

QED

CompCertX



Assembly Layers



Horizontal Composition

Vertical Composition

Parallel Composition


Software Scheduler

```
void yield () {  
    uint t = tid();  
  
    ...  
    enq (t, rdq());  
  
    uint s = deq (rdq());  
  
    ...  
    context_switch (t, s)  
}
```


Shared Queue Lib

Spinlock

Software Scheduler




Software Scheduler




CPU'1
private mem



Software Scheduler




Software Scheduler




How to
compose?

Algebraic Memory Model




Algebraic Memory Model



CompCertX

CompCert~~X~~
+
Algebraic
Memory Model = Thread-safe
Verified Compiler

Verification of a Concurrent OS Kernel



Layer	Refinement proof	Code verification	Source code	Proof linking
--		--	--	MulticoreLinking



Source code linking	CertiKOS instance for extraction	Proof linking
CertiKOS	CertiKOS Instance	CertiKOS_correct

Layers for per-thread

Layer	Refinement proof	Code verification	Source code	Proof linking
Trap module				
TSysCall	SysCallGen	TDispatchAsmCode1	TDispatchAsmSource	SysCallGenLink
		TDispatchAsmCode2		
TDispatch	DispatchGen	TTrapCode	TTrapCSource	DispatchGenLink
TTrap	TrapGen	TTrapArgCode1	TTrapArgCSource1	TrapGenLink
		TTrapArgCode2	TTrapArgCSource2	
		TTrapArgCode3		
		TTrapArgCode4		
		TTrapArgCode5		
		TTrapArgCode6		
TTrapArg	TrapArgGen	PProcCode	PProcCSource	TrapArgGenLink
IPC module				
PIPC	IPCGen	PIPCIntroCode	PIPCIntroCSource	IPCGenLink
PIPCIntro	IPCIntroGen	PHThreadCode	PHThreadCSource	IPCIntroGenLink
Multithreaded linking interface				
PHThread	HThreadGen	--	--	HThreadGenLink

Intermediate layer interface for multithreaded linking

Layer	Refinement proof	Code verification	Source code	Proof linking
PHBThread	HBThreadGen	--	--	HBThreadGenLink

Layers for per-CPU

Layer	Refinement proof	Code verification	Source code	Proof linking
Thread linking interface				
PBThread	BThreadGen	--	--	BThreadGenLink
Virtual machine				

