

CS 428/528 Lecture 11: CCAL and mC2

Zhong Shao

Yale University

February 20, 2024

Concurrent Framework [OSDI'16, PLDI'18]

certified sequential kernel

trap

virt

proc

thread

mem

seq machine

multicore machine


CPU0

CPU1

CPU2

CPU3

Concurrent Framework [OSDI'16, PLDI'18]




contribution

machine lifting

certified
concurrent layer

Concurrent Framework [OSDI'16, PLDI'18]




contribution

machine lifting


certified
concurrent layer

Concurrent Framework [OSDI'16, PLDI'18]




Contribution

Certified Concurrent Abstraction Layers



Contribution



Case Study

```
struct ticket_lock {  
    volatile uint n, t;  
};  
//Methods provided by L0  
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();  
//M1 module  
void acq () {  
    uint my_t = FAI_t();  
    while(get_n() != my_t){};  
    hold();  
}  
void rel () {  
    inc_n();  
}
```

```
//Methods provided by L1  
extern void acq();  
extern void rel();  
extern cpu_id();  
//M2 module  
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}  
//Methods provided by L2  
extern void update_x();  
  
//Client program P  
//Thread running on CPU 1  
void T1 () { update_x(); }  
//Thread running on CPU 2  
void T2 () { update_x(); }
```

Case Study

```
struct ticket_lock {  
    volatile uint n, t;  
};  
//Methods provided by L0  
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();  
//M1 module  
void acq () {  
    uint my_t = FAI_t();  
    while(get_n() != my_t){};  
    hold();  
}  
void rel () {  
    inc_n();  
}
```

```
//Methods provided by L1  
extern void acq();  
extern void rel();  
extern cpu_id();  
//M2 module  
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}  
//Methods provided by L2  
extern void update_x();  
  
//Client program P  
//Thread running on CPU 1  
void T1 () { update_x(); }  
//Thread running on CPU 2  
void T2 () { update_x(); }
```

Case Study

```
struct ticket_lock {  
    volatile uint n, t;  
};  
//Methods provided by L0  
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();  
//M1 module  
void acq () {  
    uint my_t = FAI_t();  
    while(get_n() != my_t){};  
    hold();  
}  
void rel () {  
    inc_n();  
}
```

```
//Methods provided by L1  
extern void acq();  
extern void rel();  
extern cpu_id();  
//M2 module  
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}  
//Methods provided by L2  
extern void update_x();  
  
//Client program P  
//Thread running on CPU 1  
void T1 () { update_x(); }  
//Thread running on CPU 2  
void T2 () { update_x(); }
```

Strategies and Game Semantics

strategy $\psi_p[i]$

How will the program p generate **events** on behalf of CPU **i** at each step regarding the given **logical log l** ?

Strategies and Game Semantics

$\psi_{\text{FAI_t}}[1]$




Strategies and Game Semantics

$\psi_{\text{FAI_t}}[1]$



logical
log I



\$2

Strategies and Game Semantics

$\psi_{\text{FAI_t}}[1]$



Strategies and Game Semantics

$\psi_{\text{FAI_t}}[1]$



logical
log I



\$3

Strategies and Game Semantics

L₀[i]


extern uint FAI_t();

extern uint get_n();

extern void inc_n();

extern void hold();

Strategies and Game Semantics




Strategies and Game Semantics



```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n() != my_t){};  
    hold();  
}
```

Macq




Strategies and Game Semantics

()

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n() != my_t){};  
    hold();  
}
```

Macq

()





Strategies and Game Semantics

()

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n() != my_t){};  
    hold();  
}
```

Macq

()





Strategies and Game Semantics

()

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n() != my_t){};  
    hold();  
}
```

Macq

()




Strategies and Game Semantics

strategy (Macq) Lo[i]

Given the current **log** l, how the module Macq running over Lo[i] will generate **events** on behalf of CPU i at each step.

Strategies and Game Semantics

$$\left(\boxed{P} \oplus \boxed{M_1} \oplus \boxed{M_2} \right) \mid L_0[1]$$



//Methods provided by **L₀**

```
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();
```

//**M₁** module

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n()!=my_t){};  
    hold();  
}  
void rel () { inc_n() ; }
```

//**M₂** module

```
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}
```

//Methods provided by **L₂**

```
extern void update_x();
```

//Client program **P**

//Thread running on CPU 1


```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

C

Strategies and Game Semantics



//Methods provided by **L₀**

```
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();
```

//**M₁** module

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n()!=my_t){};  
    hold();  
}  
void rel () { inc_n() ; }
```

//**M₂** module

```
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}
```

//Methods provided by **L₂**

```
extern void update_x();
```

//Client program **P**

//Thread running on CPU 1

```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

C

Strategies and Game Semantics

$$\left(\boxed{P} \oplus \boxed{M_1} \oplus \boxed{M_2} \right) \mid L_0[1]$$



//Methods provided by **L₀**

```
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();
```

//**M₁** module

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n()!=my_t){};  
    hold();  
}  
void rel () { inc_n() ; }
```

//**M₂** module

```
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}
```

//Methods provided by **L₂**

```
extern void update_x();
```

//Client program **P**

//Thread running on CPU 1

```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

C

Strategies and Game Semantics

$$\left(\left[P \oplus M_1 \oplus M_2 \right] \right) L_0[1]$$




?I, !1.FAI_t, \$t




Strategies and Game Semantics

$$\left(\boxed{P} \oplus \boxed{M_1} \oplus \boxed{M_2} \right) \mid L_0[1]$$




?I, !1.FAI_t, \$t

logical
log I



\$2

Strategies and Game Semantics



//Methods provided by **L₀**

```
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();
```

//**M₁** module

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n()!=my_t){};  
    hold();  
}  
void rel () { inc_n() ; }
```

//**M₂** module

```
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}
```

//Methods provided by **L₂**

```
extern void update_x();
```

//Client program **P**

//Thread running on CPU 1


```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

C

Strategies and Game Semantics



//Methods provided by **L₀**

```
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();
```

//**M₁** module

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n()!=my_t){};  
    hold();  
}
```

```
void rel () { inc_n() ; }
```

//**M₂** module

```
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}
```

//Methods provided by **L₂**

```
extern void update_x();
```

//Client program **P**

//Thread running on CPU 1


```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

C

Strategies and Game Semantics



//Methods provided by **L₀**

```
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();
```

//**M₁** module

```
void acq () {  
    uint my_t = FAI_t();  
    while(get_n()!=my_t){};  
    hold();  
}  
void rel () { inc_n() ; }
```

//**M₂** module

```
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}
```

//Methods provided by **L₂**

```
extern void update_x();
```

//Client program **P**

//Thread running on CPU 1


```
void T1 () { update_x(); }
```

//Thread running on CPU 2

```
void T2 () { update_x(); }
```

C

Strategies and Game Semantics



//Methods provided by L_0

```
extern uint get_n();  
extern void inc_n();  
extern uint FAI_t();  
extern void hold();  
//M1 module  
void acq () {  
    uint my_t = FAI_t();  
    while(get_n()!=my_t){};  
    hold();  
}  
void rel () { inc_n() ; }
```

//**M₂** module

```
int x = 0; //shared variable x  
void update_x () {  
    acq(); x += cpu_id(); rel();  
}
```

//Methods provided by L_2

```
extern void update_x();
```

//Client program **P**

//Thread running on CPU 1



```
void T1 () { update_x(); }
```

//Thread running on CPU 2



```
void T2 () { update_x(); }
```

C


Strategies and Game Semantics




Strategies and Game Semantics



Strategies and Game Semantics






$\mathcal{E}_{hs} \cdots$





logical log I

Strategies and Game Semantics



logical log I



Strategies and Game Semantics



\$0	\$1
1.FAI_t	2.FAI_t

logical log I



Strategies and Game Semantics



\$0	\$1	\$0
1.FAI_t	2.FAI_t	2.get_n

logical log I



Strategies and Game Semantics



\$0	\$1	\$0	\$0
1.FAI_t	2.FAI_t	2.get_n	1.get_n

logical log I



Strategies and Game Semantics



\$0	\$1	\$0	\$0	
1.FAI_t	2.FAI_t	2.get_n	1.get_n	1.hold

logical log I




Strategies and Game Semantics



\$0	\$1	\$0	\$0	\$0
1.FAI_t	2.FAI_t	2.get_n	1.get_n	1.hold




logical log I

Strategies and Game Semantics






logical log I

Strategies and Game Semantics






logical log I

Strategies and Game Semantics






Strategies and Game Semantics






logical log I

Strategies and Game Semantics






logical log I

Strategies and Game Semantics






Strategies and Game Semantics




logical log I

Strategies and Game Semantics





logical log I

Strategies and Game Semantics






Strategies and Game Semantics



$$\left[\left[P \oplus M_1 \oplus M_2 \right] \right] L_0[1,2] := \{ \boxed{\quad}, \boxed{\quad}, \boxed{\quad}, \\ \boxed{\quad}, \boxed{\quad}, \boxed{\quad} \}$$

Set of logical logs





Strategies and Game Semantics



Specification

$$\downarrow \\ x = 3$$



Strategies and Game Semantics





Specification

\downarrow
x = 3

Strategy Refinement



Strategy Refinement




Environment Context $\mathcal{E} \in \mathcal{R}$

Strategy Refinement


$$\psi(\mathcal{E}, \mathbf{l}_0)$$

Strategy Refinement

$$\psi \leq_R \psi'$$




Strategy Refinement




\leq_R

$\psi_{acq}[i]$




Strategy Refinement




$\psi_{acq}[i]$

Add fuel (f) to prove liveness




Strategy Refinement



\leq_R

$\psi_{acq}[i]$

$\mathcal{R}_{j \neq i}$: will release lock within k steps




Strategy Refinement

(Macq) Lo[i]


\leq_R

$\psi_{acq}[i]$




$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps



Strategy Refinement




\leq_R

$\psi_{acq}[i]$


$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = c is bounded



Strategy Refinement



\leq_R


$\psi_{acq}[i]$

$\mathcal{R}_{j \neq i}$: will release lock within k steps


\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = c is bounded

mutual exclusion?



Strategy Refinement



\leq_R


$\psi_{acq}[i]$

$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$

mutual exclusion?



Certified Concurrent Abstraction Layer



$$\left(\begin{array}{|c|} \hline \text{Macq} \\ \hline \end{array} \right) \text{L}_0[i] \leq_R \psi_{acq}[i]$$

Certified Concurrent Abstraction Layer

$(\boxed{M_{acq}}) \ L_0[i]$

\leq_R

$\psi_{acq}[i]$




$(\boxed{M_{rel}}) \ L_0[i]$


\leq_R

$\psi_{rel}[i]$


Horizontal Composition





Horizontal Composition




Certified Concurrent Abstraction Layer




Certified Concurrent Abstraction Layer




Certified Concurrent Abstraction Layer



Vertical Composition



Vertical Composition




Parallel Composition

$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$




Parallel Composition

$\mathcal{R}_{j \neq i}$: will release lock within k steps

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps

\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$




Parallel Composition

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps





\mathcal{E}_{hs}


\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$




Case Study





Case Study




$\leq R \circ R'$




Case Study




Case Study




$\mathcal{E}'_{hs} = [1 - 2 - \dots]$




Case Study






$\mathcal{E}'_{hs} \cdots [1] - [2] \cdots$



Case Study



$R \circ R'$



Soundness

$$\llbracket P \oplus M_1 \oplus M_2 \rrbracket_{L_0[1,2]} \sqsubseteq_{R \circ R'} \llbracket P \rrbracket_{L_2[1,2]}$$

Soundness

\mathcal{R}_{hs} : (fairness) each CPU will be rescheduled within m steps


\mathcal{R}_{cpu} : #CPU = $c < 2^{32}$

$$\llbracket P \oplus M1 \oplus M2 \rrbracket_{L0[1,2]} \sqsubseteq_{R \circ R'} \llbracket P \rrbracket_{L2[1,2]}$$


$$= \left\{ \begin{array}{c} \boxed{2.x+=2} \\ \boxed{1.x+=1} \end{array}, \begin{array}{c} \boxed{1.x+=1} \\ \boxed{2.x+=2} \end{array} \right\}$$

QED

CompCertX



Assembly Layers



Horizontal Composition

Vertical Composition

Parallel Composition

Software Scheduler

```
void yield () {  
    uint t = tid();  
  
    ...  
    enq (t, rdq());  
  
    uint s = deq (rdq());  
  
    ...  
    context_switch (t, s)  
}
```

Shared Queue Lib

Spinlock

Software Scheduler

Software Scheduler

sleep


yield

wakeup

Shared Queue Lib

Spinlock

Software Scheduler



Software Scheduler



T1's view



Software Scheduler



T1's view




How to
compose?


T2's view



Algebraic Memory Model



Algebraic Memory Model




CompCertX

CompCertX
+
Algebraic
Memory Model

=

Thread-safe
Verified Compiler

Verification of a Concurrent OS Kernel



Layer	Refinement proof	Code verification	Source code	Proof linking
--		--	--	MulticoreLinking



Source code linking	CertiKOS instance for extraction	Proof linking
CertiKOS	CertiKOS Instance	CertiKOS_correct

Layers for per-thread

Layer	Refinement proof	Code verification	Source code	Proof linking
Trap module				
TSysCall	SysCallGen	TDispatchAsmCode1 TDispatchAsmCode2	TDispatchAsmSource	SysCallGenLink
TDispatch	DispatchGen	TTrapCode	TTrapCSource	DispatchGenLink
TTrap	TrapGen	TTrapArgCode1 TTrapArgCode2 TTrapArgCode3 TTrapArgCode4 TTrapArgCode5 TTrapArgCode6	TTrapArgCSource1 TTrapArgCSource2	TrapGenLink
TTrapArg	TrapArgGen	PProcCode	PProcCSource	TrapArgGenLink
IPC module				
PIPC	IPCGen	PIPCIntroCode	PIPCIntroCSource	IPCGenLink
PIPCIntro	IPCIntroGen	PThreadCode	PThreadCSource	IPCIntroGenLink
Multithreaded linking interface				
PThread	HThreadGen	--	--	HThreadGenLink

Intermediate layer interface for multithreaded linking


Layer	Refinement proof	Code verification	Source code	Proof linking
PHBThread	HBThreadGen	--	--	HBThreadGenLink

Layers for per-CPU

Layer	Refinement proof	Code verification	Source code	Proof linking
Thread linking interface				
PBThread	BThreadGen	--	--	BThreadGenLink
Virtual machine				

Contribution Summary

Certified Concurrent Abstraction Layers



Strategy Refinement

$$\psi \leq_R \psi'$$

Thread-safe CompCert

CertiKOS